Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
By Mark Hampton, Certess, Inc.
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification. 
Functional verification is a quality control process, the objective of which is to ensure the design quality as efficiently as possible. The functional verification environment is an "instrument" that will measure the design quality. As with any measurement, it is essential to calibrate the instrument.
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification.
1. You can visualize the relationship of Design, Functional Verification, and Functional Qualification in this way.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Shifting from functional to structured techniques improves test quality
- Specs eye functional verification, quality
- Functional qualification: a technical brief
- Functional Coverage Analysis for IP Cores and an Approach to Scaledown Overall Simulation Time
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor