Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
By Mark Hampton, Certess, Inc.
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification. 
Functional verification is a quality control process, the objective of which is to ensure the design quality as efficiently as possible. The functional verification environment is an "instrument" that will measure the design quality. As with any measurement, it is essential to calibrate the instrument.
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification.
1. You can visualize the relationship of Design, Functional Verification, and Functional Qualification in this way.
To read the full article, click here
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related Articles
- Shifting from functional to structured techniques improves test quality
- Specs eye functional verification, quality
- Functional qualification: a technical brief
- Functional Coverage Analysis for IP Cores and an Approach to Scaledown Overall Simulation Time
Latest Articles
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS
- A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA
- VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
- PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability