Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification.

1. You can visualize the relationship of Design, Functional Verification, and Functional Qualification in this way.
Functional verification is a quality control process, the objective of which is to ensure the design quality as efficiently as possible. The functional verification environment is an "instrument" that will measure the design quality. As with any measurement, it is essential to calibrate the instrument.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Shifting from functional to structured techniques improves test quality
- Specs eye functional verification, quality
- Functional qualification: a technical brief
- Functional Coverage Analysis for IP Cores and an Approach to Scaledown Overall Simulation Time
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design