Semiconductor IP Articles Archive - Page 225 of 225

SoCs: Supporting Socketization -> Socketization process stocks design-reuse store

By

January 3, 2000

SoCs: Supporting Socketization -> Socketization gets to core of plug-and-play IP

By

January 3, 2000

Co-Design for SOCs -> On-chip support needed for SOC debug

By

June 14, 1999

Co-Design for SOCs -> Fresh test strategies needed for IP cores

By

June 14, 1999

Co-Design for SOCs -> Threads provide speed and flexibility

By

June 14, 1999

Co-Design for SOCs -> Cycle-accurate model speeds design

By

June 14, 1999

Co-Design for SOCs -> System models replace hard prototypes

By

June 14, 1999

Co-Design for SOCs -> Minimizing risks with co-verification

By

June 14, 1999

Co-Design for SOCs -> Executable models key to flexible design

By

June 14, 1999

Co-Design for SOCs -> Iterated co-design right for system ICs

By

June 14, 1999

Co-Design for SOCs -> Embedded SOC takes new codesign tricks

By

June 14, 1999

Co-Design for SOCs -> Blend of tools needed for verification

By

June 14, 1999

Co-Design for SOCs -> Designers face chip-level squeeze

By

June 14, 1999

Co-Design for SOCs -> 'Ramping-up' for complex multiprocessing applications

By

June 14, 1999

Co-Design for SOCs -> Software debug shifts to forefront of design cycle

By

June 14, 1999

SamurAI: a 1.7MOPS-36GOPS Adaptive Versatile IoT Node with 15,000x Peak-to- Idle Power Reduction, 207ns Wake-up Time and 1.3TOPS/W ML Efficiency

By Ivan Miro-Panades, CEA

June 22, 1998