Video encoding with low-cost FPGAs for multi-channel H.264 surveillance
and Vicenzo Liguori, Director, Ocean Logic Pty Ltd.
videsignline.com (November 28, 2008)
Building a high-performance, quad-channel H.264 encoder using low-cost, low-power FPGA architecture.
Low-cost FPGAs are now making it possible to implement high- performance encoding systems on a cost-effective and low-power FPGA fabric. This enables systems with the right combination of power, performance, and price-points to be built using well understood FPGA fabric.
This article first lays out the architecture advantages of FPGAs for low-cost, yet high-performance video processing applications and then shows how these advantages translate into a real-world application in the rapidly expanding field of video surveillance systems.
Advantages of implementing video processing in low-cost FPGAs
Today's low-cost FPGAs feature a host of silicon features that enable high performance signal processing -- abundant multipliers, fast fabric performance, and large amounts of on-chip memory (see Table 1). This makes low-cost FPGAs an ideal platform to implement an emerging class of cost-sensitive, yet high quality image processing applications.
A good example is the family of Cyclone III FPGAs that are fabricated on advanced 65nm process technology and has abundant multiplier, memory, and logic resources that enable them to implement algorithmic-intensive applications such as video and image processing.
Power is an increasingly important consideration for many system designers. Built on the TSMC 65-nm low-power process technology, these FPGAs have additional silicon and software optimizations to offer an extremely low power consumption number.
To read the full article, click here
Related Semiconductor IP
- RTP/UDP/IP Hardware Stack for H.264 NAL Video
- Hardware RTP Stack for H.264 Stream Decapsulation
- H.264 Audio & Video Decoder IP
- H264 Encoder IP
- H264 Decoder IP
Related White Papers
- Emerging H.264 standard supports broadcast video encoding
- Meeting the Challenge of Real-Time Video Encoding: Migrating From H.263 to H.264
- Ultra HD H.264 Video Codec IP solution on Zynq FPGA
- Revving video encoding on C64x/DM64x DSPs
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience