Verifying embedded software functionality: fault localization, metrics and directed testing
Abhik Roychoudhury
EETimes (8/26/2012 3:16 PM EDT)
Editor’s Note: In the third in a four part series Abhik Roychoudhury, author of Embedded Systems and software validation, discusses the pros and cons of metric base fault localization and directed testing for assessing software functionality.
So far, in Part 1 and Part 2 in this series, we have presented the dynamic slicing method, which is fully formal and requires examination of the control/data dependencies in an execution trace.
But, the difficulties in using it include (a) time and space overheads for storing/analyzing program traces and (b) potentially large slice sizes. In the preceding, we examined methods to deal with the second problem - comprehension of large slices.
However, we still have to grapple with the time and space overheads of dynamic slicing. As observed earlier, state-of-the-art dynamic slicing tools employ various tricks such as online compaction of the execution trace and program dependence analysis on the compact trace (without decompressing it).
Nevertheless, the time and space overheads for large real-life programs is still substantial, and the quest for lightweight methods remains. In this part in the series, we will discuss a class of such lightweight methods. In the following we use the terms execution trace and execution run interchangeably. Indeed, the existing literature on software debugging also uses these two terms interchangeably. Before proceeding any further, let us first give an illustrative example.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- Image codec/encoder/decoder (Customizable) - ISO/IEC 10918-1 JPEG standard
- IrDA controller
- I2C Master Controller
Related White Papers
- Verifying embedded software functionality: Why it's necessary
- Verifying embedded software functionality: Combining formal verification with testing
- Using software IP: best practices for embedded systems design
- Building more secure embedded software with code coverage analysis
Latest White Papers
- ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
- A Time for Rebalancing Global Patent Strategies in the Semiconductor Market?
- Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs
- The pivotal role power management IP plays in chip design
- What tamper detection IP brings to SoC designs