The Challenges of USB 3.0
Terrill Moore, MCCI Corporation
EDN (October 1, 2012)
After a three-year teething period, USB 3.0 is finally mainstream. Microsoft and Apple support USB 3.0 in their latest releases of Windows and Mac OS X, respectively; Intel and AMD support USB 3.0 in their latest chipsets. This creates critical mass, which will cause USB 3.0 peripheral deployment to ramp significantly in the coming year. This will fuel a new round of USB 3.0 adoption in embedded systems. This article explores the likely issues that developers will encounter when bringing up USB 3.0 devices.
To read the full article, click here
Related Semiconductor IP
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
- USB 3.0 SSPHY, GF22FDSOI x1, North/South (vertical) poly orientation
- USB 3.0 SSPHY - UMC 65LL x1
Related White Papers
- SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
- SuperSpeed USB (USB 3.0): More than just a speed increase
- USB 3.0: Delivering superspeed with 25% lower power
- Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience