The Challenges of USB 3.0
Terrill Moore, MCCI Corporation
EDN (October 1, 2012)
After a three-year teething period, USB 3.0 is finally mainstream. Microsoft and Apple support USB 3.0 in their latest releases of Windows and Mac OS X, respectively; Intel and AMD support USB 3.0 in their latest chipsets. This creates critical mass, which will cause USB 3.0 peripheral deployment to ramp significantly in the coming year. This will fuel a new round of USB 3.0 adoption in embedded systems. This article explores the likely issues that developers will encounter when bringing up USB 3.0 devices.
Related Semiconductor IP
- USB 3.0 SSPHY in GF (22nm)
- USB 3.0 DRD Controller
- USB 3.0 PHY
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SMIC 14SF+
- USB 3.0 PHY IP, Silicon Proven in TSMC 55LP
Related White Papers
- SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
- SuperSpeed USB (USB 3.0): More than just a speed increase
- USB 3.0: Delivering superspeed with 25% lower power
- Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference