Speeding Derivative SoC Designs With Networks-on-Chips
With the help of a case study, we examine how adopting NoC technology can significantly improve the process of updating existing chip designs.
By Andy Nightingale, Arteris
All About Circuits (June 6, 2024)
When people talk about the creation of SoCs (systems-on-chips), they typically consider the tools, technologies, and flows associated with developing a new SoC from the ground up. Less discussed but equally important are the challenges associated with taking an existing SoC and using it as the foundation for a derivative design.
The idea of a derivative design is to modify a relatively small portion of a field-proven SoC, perhaps replacing one or more of its functions with upgraded offerings, while keeping the larger proportion of the design as-is. With users constantly requiring “more” in terms of performance and features and “less” in terms of power consumption and cost, derivative designs have the following advantages:
- Leveraging knowledge gained from the original.
- Minimizing cost.
- Limiting demands on resources.
- Reducing risk.
- Speeding time to market.
Creating an entirely new SoC is resource-intensive, time-consuming, and expensive by comparison. However, designing a derivative SoC isn’t without its own challenges, as we’ll soon see.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Creating SoC Designs Better and Faster With Integration Automation
- Bug hunting SoC designs to achieve full functional coverage closure
- Dealing with memory access ordering in complex embedded designs
- SoC RTL Signoff: Divide & Conquer with Abstract Models
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience