Software and hardware challenges due to the dynamic raw NAND market
Daniel Allred and Gaurav Agarwal, Texas Instruments
6/12/2011 7:27 PM EDT
NAND flash is the dominant type of non-volatile memory technology used today. Developers commonly face difficulties developing and maintaining firmware, middleware and hardware IP for interfacing with raw NAND devices. After reviewing the history and differentiated features of various memory devices, we’ll take a detailed look at common obstacles to NAND device development and maintenance, particularly for embedded and system-on-chip (SoC) developers, and provide some recommendations for handling these challenges.
To read the full article, click here
Related Semiconductor IP
- ONFI Nand Flash Software Driver
- ONFI 5.0 NAND Fash PHY IP Compliant to JEDEC
- ONFI 5.0 NAND Flash Controller IP Compliant to JEDEC
- ONFI 4.2 NAND Flash Software Driver
- ONFI 4.2 NAND Flash Controller & PHY IP Compliant to JEDEC
Related White Papers
- Interstellar: Fully Partitioned and Efficient Security Monitoring Hardware Near a Processor Core for Protecting Systems against Attacks on Privileged Software
- NOR continues to battle NAND flash memory in the handset
- Insights using NAND flash in portable designs
- Dealing with the challenges of integrating hardware and software verification
Latest White Papers
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions