Is the cost reduction associated with IC scaling over?
Zvi Or-Bach, MonolithIC 3D Inc.
EETimes (7/16/2012 12:20 PM EDT)
The last 50 years of the semiconductor industry have been all about the manifestation of Moore's Law with regard to the dimensional scaling of Integrated Circuits (ICs). As consumers of electronic devices, we all love to see better products at a lower cost with each and every new product cycle. But now storm clouds are forming, as was recently publicly expressed in the article Nvidia deeply unhappy with TSMC, claims 20nm essentially worthless.
Clearly, dimensional scaling is no longer associated with lower average cost per transistor. The chart below, published by IBS about a year ago, shows the diminishing benefit of cost reduction from dimensional scaling. In fact, the chart indicates that the 20nm node might be associated with higher cost than the previous node.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related White Papers
- Cost Reduction and Improved TTR with Shared Scan-in DFT CODEC
- Extending 8K over a single, cost-effective wire with TICO lightweight compression
- Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
- Survey shows SoC design data management is mission critical
Latest White Papers
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor
- Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
- CSR Management: Life Beyond Spreadsheets