How to simplify switch-mode DC-DC converter design
September 27, 2006
Here are the tradeoffs of DC-DC converter design and what you can do to simplify your design.
The design trade-offs that must be addressed during the design of a DC-DC converter circuit are simplified by integrating the inductor into the power management device. This article focuses on the design issues that are simplified by including an integrated inductor optimized for a range of electrical and layout applications as part of the power management solution. The inductor design is considered particularly troublesome since its design can affect performance relative to efficiency, stability and EMI requirements as well as dictate circuit layout and overall footprint. Finally, integration of the inductor guarantees system performance that yields a more turn-key experience for system developers.
That Troublesome Inductor
DC-DC converter design has often been called an art more than a science. One key reason for this is the troublesome inductor. There are many aspects of the inductor that make it a difficult component with which to design. These include a lack of standards, temperature variability of key performance parameters, unpredictability of the thermal environment, and sensitivity to layout.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Guide to Choosing the Best DC-to-DC Converter for Your Application
- Understanding Efficiency of Switched Capacitor DC-DC Converters for Battery-Powered Applications
- Improving Battery-Powered Device Operation Time Thanks To Power Efficient Sleep Mode
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience