How to achieve faster compile times in high-density FPGAs
January 17, 2007 -- pldesignline.com
With FPGA design complexity outpacing CPU speed, FPGA designers are more dependent on design tools and methodologies that speed compile times.
Over the last eight years there has been a 30× increase in logic density and memory bits in FPGA devices. The largest FPGAs – such as the recently announced Stratix III EP3SL340 from Altera – contain up to 338,000 equivalent logic elements (LEs) and more than 17 Mbits of embedded memory.
This rapid increase in logic density translates to an even larger increase in computing requirements for design compilation and place and route. Unfortunately, CPU speed has only increased by a factor of 11× during the same period. With FPGA design complexity outpacing CPU speed, FPGA designers are more dependent on design tools and methodologies that speed compile times and allow them to iteratively and efficiently debug, add features, and close timing. This article presents a three-stage methodology to increase productivity for engineers designing with high-end FPGAs.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related White Papers
- How to achieve better IoT security in Wi-Fi modules
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
- How to manage changing IP in an evolving SoC design
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity