Developing a test plan to make your design HDMI 1.4 compliant
By Li Kai, Agilent Technologies Inc.
Embedded.com (04/12/10, 10:43:00 PM EDT)
For the equipment suppliers, the key in HDMI 1.4 testing is to ensure the product's interoperability to achieve excellent customer experience.
The physical layer consists of three pairs of differential data and one pair of differential clock. Test of the physical layer of HDMI consists of test equipment test, cable test and receiving equipment test.
Besides the physical layer, protocol layer and HDMI's additional Ethernet channel and the audio return channel should be also tested.
These tests could better your knowledge of the tested equipment. If this knowledge is obtained in the early phase of design, the corresponding improvement measures can be executed in time.
As an adopter, you must submit your HDMI products to the ATC of HDMI for validation tests, while Agilent could provide you with supports for the commissioning and characteristic tests before validation.
Profiled in this article paper are the high-speed source equipment, cable and the equipment's electrical tests, the protocol, audio and video tests, and subsequently the details of Ethernet and audio return channel tests (for these are all the additional functions).
To read the full article, click here
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related White Papers
- Scalable Verification Environment Using OCP Compliant Cores and eRM Compliant eVCs
- Spirit compliant Platform Design using an IP Repository
- Video content protection using secure embedded non-volatile memory for HDMI with HDCP
- Wireless HDMI with low-latency, lossless H.264 video codec
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core