Fully Depleted Silicon on Insulator devices
Brian Bailey, EETimes
6/19/2012 11:37 AM EDT
For decades, we rode the technology wave by building smaller and smaller transistors into a bulk silicon wafer. Around 90nm, we began to realize that there were problems ahead as voltage scaling slowed and leakage currents increased. Small changes were made in the process to lengthen the bulk lifetime, but there are reasons to look at completely different ways to build circuitry, especially at the latest geometries of 28 and 20 nm. Once such possible way forward is Fully Depleted Silicon of Insulator (FD SOI). Researchers believe that this technology will scale down to 11nm.
FD SOI relies on an ultra-thin layer of silicon over a Buried Oxide layer. Transistors built into this top silicon layer are Ultra-Thin body devices and have unique, extremely attractive characteristics according to Soitec, a manufacturer of the wafers needed to build these products. I spoke to Soitec’s Steve Longoria – SVP Business Development, who walked me through some aspects of the technology.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related White Papers
- Fully depleted silicon technology to underlie energy-efficient designs at 28 nm and beyond
- The Internet of Cars Is Paved With Silicon
- The Benefits of a Multi-Protocol PMA
- Reconfiguring Design -> Adaptive computing makes efficient use of silicon
Latest White Papers
- Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs
- The pivotal role power management IP plays in chip design
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware