Choosing serial interfaces for high speed ADCs in medical apps
Alison Steer, Linear Technology Corp.
11/30/2012 9:15 AM EST
In medical applications such as MRI, ultrasound, CT scanners, and digital X-ray, high channel count analog-to-digital converters (ADCs) are used to sample large arrays of data.
Serial interfaces are used to acquire the sampled data to reduce the number of pins on the ADC and FPGA, and save board space. With board real estate at a premium and FPGA pins a valuable commodity, the advantages of serial data converter interfaces over parallel are clear. Today, there are two choices of serial interfaces that are suitable for high speed data converters.
The first is a serial clock-data-frame (CDF) interface, which combines a serialized LVDS (low voltage differential signaling) data stream, as well as a differential clock to accurately collect this data and framing clock to establish data sample boundaries.
To read the full article, click here
Related Semiconductor IP
- ADC
- Compact, low-power, 8bit ADC on GF 22nm FDX
- 7-Channel 22-Bit 9.6KSPS ADC with Internal Reference - SMIC 40nm
- 24-Bit Stereo Audio ADC, SNR>95dB - SMIC 110nm
- 24-Bit Stereo Audio Codec ADC, ADC SNR>95dB, DAC SNR>100dB - SMIC 55nm
Related White Papers
- Integrating High Speed Serial Transceivers into an FPGA
- Multi-Gigabit SerDes: The Cornerstone of High Speed Serial Interconnects
- High Speed Serial Interconnects - What to Look for When Selecting an IP Vendor
- Verification Challenges of High Speed Interfaces
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity