3+ ways to design reconfigurable algorithm accelerator in IP block

×
Semiconductor IP