Xylon announces Free designs for Xilinx Vivado Design Suite
Xylon announces Free designs for Xilinx Vivado Design Suite
September 1, 2014 -- Zagreb, Croatia -- Xylon today announced the immediate availability of three updated 2D and 3D Graphics Processing Unit (GPU) logicBRICKS reference designs for the most popular Xilinx® Zynq®-7000 AP SoC based development kits: ZC 702 and ZC706 from Xilinx, and ZedBoard™ from Avnet Electronics Marketing.
The updated reference designs are fully Xilinx Vivado® Design Suite compatible and provide system designers with everything they need to develop graphics on a display connected to the Zynq-7000 Ap SoC. Design deliverables include evaluation logicbRICKS IP cores and hardware design files, complete Linux OS image, software drivers, demos and documentation.
Screenshots from Some of the Provided Graphics Demos!
(Click image to enlarge!)
To download and learn more about these free logicBRICKS reference designs, please visit:
- logiREF-ZGPU-ZC702 Graphics Engine and Display Controller for the ZC702 kit
- logiREF-ZGPU-ZC706 Graphics Engine and Display Controller for the ZC706 kit
- logiREF-ZGPU-ZED Graphics Engine and Display Controller for the ZedBoard kit
Related Semiconductor IP
- E-Series GPU IP
- Arm's most performance and efficient GPU till date, offering unparalled mobile gaming and ML performance
- 3D OpenGL ES 1.1 GPU IP core
- 2.5D GPU
- 2D GPU Hardware IP Core
Related News
- Xilinx Brings Breakthrough to Vivado Design Tools with State-of-the-Art Machine-Learning Optimization for Accelerated Designs
- Xilinx Vivado Design Suite Now Available in WebPACK Edition
- Xilinx Vivado Design Suite Accelerates Time to Integration and System-Level Design to Stay a Generation Ahead
- Xilinx Introduces UltraFast Design Methodology for Vivado Design Suite
Latest News
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions
- Global Semiconductor Sales Increase 29.8% Year-to-Year in November
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract