AI Startup Wave Computing To Buy MIPS
Wave to expand from AI training to AI inference
Junko Yoshida, EETimes
6/13/2018 03:01 PM EDT
MADISON, Wis. — EE Times has learned that Wave Computing (Campbell, California), a startup focused on the development of AI systems using its massively parallel dataflow architecture, will announce later this week that it has acquired MIPS Technologies, a storied but beleaguered Silicon Valley company that developed MIPS processor architecture and related processing cores.
The move will allow Wave Computing to expand from AI training in data centers to AI inference for embedded systems.
EE Times called Wave Computing's CEO Derek Meyer, and asked him what has motivated the startup to make such a move.
He told EE Times, “Our strategy has always been to push our dataflow fabric out to the edge.” The acquisition should give Wave Computing an opportunity to infuse its scalable dataflow technology with MIPS’s RISC processors while plugging it into MIPS’s ecosystem.
To read the full article, click here
Related Semiconductor IP
- SPMI Host and Device IP
- Parallel Processing Unit
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
- ULL PCIe DMA Controller
- Bluetooth Dual Mode v6.0 Protocol Software Stack and Profiles IP
Related News
- Wave Computing and MIPS Technologies Reach Agreement to Exit Bankruptcy
- Wave Computing Adopts Low Power MIPS 64-bit Multi-Threaded Core
- Wave Computing Extends AI Lead by Targeting Edge of Cloud Through Acquisition of MIPS
- Wave Computing Turbo Boosts "MIPS" with Licensable AI Subsystems, An Expanded Ecosystem & New Product Roadmap
Latest News
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale
- Flow Reaches Milestone: PPU Achieves End-to-End CPU Operations in Alpha Testing
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores