Siemens Uses CoFluent to Create Models for Virtual Platform Simulation
Nuremberg, Germany – JULY 20, 2009 – CoFluent Design, a leading Electronic System Level (ESL) company that provides system-level modeling and simulation to accelerate innovation in embedded devices, today announced that Siemens runs SystemC models created with CoFluent Studio on the CoWare® Platform Architect SystemC kernel.
“Siemens uses CoFluent Studio to create timed transactional models of its complex Industrial Ethernet switch component”, said Andreas v. Schwerin, Director Electronic System Simulation at Siemens in Nuremberg. “CoFluent’s graphical modeling and simulation environment allows fast and easy design and validation of the component’s functional architecture and timing constraints.
CoFluent Studio is used in the innovation process and allows validation of the component model in the context of virtual platform simulation. CoFluent Studio generates SystemC code for CoWare Platform Architect from the graphical component description. The generated SystemC model was successfully integrated into our virtual platform through standard TLM and SCML interfaces and enabled successful system simulation.”
Virtual platform environments provide an efficient solution for creating SystemC-based virtual hardware platforms for embedded software development with fast instruction-accurate instruction set simulators (ISS). Creation of a virtual platform model relies on the assembly of models of standard IP blocks available in library. Proprietary or third-party IP that can’t be found in the vendor’s library have to be modeled by the user or a subcontractor.
“CoFluent Studio offers an alternative to the manual modeling of new IP and test cases for virtual platforms by providing an efficient graphical modeling entry and automatic SystemC TLM code generation” said Vincent Perrier, Co-founder and Director of CoFluent Design. “It offers up to 10x productivity gains compared to hand-programming and can be used by non-SystemC experts. It significantly accelerates the availability of a complete virtual platform environment and facilitates the creation of application-realistic workload use cases when software is not available yet.”
About CoFluent Design:
CoFluent Design™ provides system-level modeling and simulation tools that enable embedded device and chip designers to imagine and validate new concepts and architectures. CoFluent Studio™ generates SystemC transactional models from graphics and standard C that describe complex multi-OS, multi-core systems in consumer electronics and telecoms. CoFluent Reader™ enables efficient exchange of executable specifications with all project stakeholders and contractors.
CoFluent is used throughout the product development lifecycle for:
- Innovation: capturing with minimal effort the design intent in reusable models that mix new features and legacy, allowing for early patent application
- Optimization: finding the optimal architecture and power efficiency through design space exploration free of the full hardware/software code
- Validation: defining use case scenarios for validating the real-time behavior, predicting performance and generating test cases for implementation
For further details please visit: http://www.cofluentdesign.com
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Next Generation Virtual Platform Simulator released by Imperas and OVP Initiative Extends Simulation Speed Advantage By 50 Percent
- Imperas Delivers QuantumLeap Simulation Synchronization - Industry's First Parallel Virtual Platform Simulator
- Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
- Imperas and Imagination collaborate on providing virtual platform models for the Catapult RISC-V CPU family
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing