Verisity and CyberTec Meet the Demand for Verification Reuse
CyberTec Offers AMBA APB and PowerPC MPC8xx eVCs Developed Exclusively for Verisity's Specman Elite
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--April 3, 2002--Verisity, Ltd., the leading provider of functional verification automation, and CyberTec today announced the availability of an AMBA APB and PowerPC MPC8xx eVCs(TM) (e Verification Components) developed through Verisity's Verification Alliance Program(TM). eVCs are reusable plug-and-play verification components for standard interfaces based on Verisity's high-level verification language, e. The APB eVC from CyberTec contains all of the verification components for the AMBA APB (Advanced Peripheral Bus) portion of an ARM based SOC design and dramatically cuts the time it takes to create the system's verification environment. The AMBA APB eVC can be used in conjunction with the ARM AHB eVC offered by Verisity. The PowerPC MPC8xx eVC can be configured as multiple masters, slaves and protocol checkers for designs incorporating the PowerPC 8xx series processors, such as MPC823, MPC850 or MPC860.
"We are delighted to see CyberTec leveraging their extensive experience in ARM and PowerPC based SOC verification using Specman Elite(TM). The addition of these two new eVCs will offer our customer base valuable verification IP to ramp up their verification environments and hit those interface bugs quicker," said Dave Tokic, director of strategic marketing for Verisity.
"We have completed many embedded processor projects which utilize ARM cores and system level verification using the MPC8xx PowerPC family," said Hiroshi Nonoshita, director of Engineering for CyberTec. "It seemed natural for us to leverage our Specman Elite and CPU core knowledge to develop these reusable verification environments. In addition to having interfaces to Verilog and VHDL simulators, all of our eVCs have been verified with SystemC using Specman Elite as the verification engine."
About AMBA APB eVC
The AMBA APB eVC is a configurable e verification environment suitable for any device-under-test (DUT) that contains an APB bus. The APB eVC includes APB master and slave bus functional models, which can emulate master and slave behavior. The APB eVC supports the generation and injection of bus traffic as a master. The APB eVC also includes bus protocol checker and coverage collection of bus traffic. This APB eVC can be used for a single APB device (master and slave) and/or a system-level APB environment with several APB devices.
The APB eVC is available immediately on all platforms supported by Verisity's Specman Elite.
About PowerPC MPC8xx eVC
The PowerPC MPC8xx eVC is a configurable e verification environment suitable for any device-under-test (DUT) that contains a PowerPC 8xx bus interface. The MPC8xx eVC includes MPC8xx master and slave bus functional models, which can emulate master and slave behavior. The MPC8xx eVC supports the generation and injection of bus traffic as a master with arbitration for multi-master systems. The MPC8xx eVC also includes bus protocol checker and coverage collection of bus traffic. This MPC8xx eVC can be used for a single MPC8xx device (master and slave) and/or a system-level MPC8xx environment with several MPC8xx devices.
The MPC8xx eVC is available immediately on all platforms supported by Verisity's Specman Elite.
About CyberTec
CyberTec International Inc., provides verification methodology and consulting services exclusively based on Verisity's Specman Elite. Areas of expertise include SOC, networking and telecommunications verification with detailed knowledge of processors such as ARM, PowerPC and standards such as the AMBA Bus, I2C, Infiniband and RapidIO.
For more information, see our website at http://www.cybertec-int.com.
About Verisity
Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to high growth segments of the electronics industry. Verisity's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View, CA. Verisity's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
Note to Editors: Verisity is a registered trademark of Verisity Design, Inc. eVC, Verification Alliance and Specman Elite are trademarks of Verisity Design. All other trademarks are the property of their respective holders.
Contact:
CyberTec International Inc.
John Rochfort, 408/445-2616
john@cybertec-int.com
or
Verisity Design, Inc.
Jennifer Bilsey, 650/934-6823
jen@verisity.com
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Verisity Announces E Reuse Methodology 'eRM' for Reusable, High-quality, Verification Component Development; eRM Boosts Productivity and Ensures Interoperability for All eVCs
- Verisity's Specman Elite Version 4.1 Boosts Verification Reuse
- iVivity Relies on Verisity's Verification Process Automation and Reuse for Its iDiSX Chip
- Tokyo Electron Device Debuts Industry's Fastest JPEG Chipset to Meet Demand for High Quality Images
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers