Verification Leader TransEDA Names EDA Industry Veteran Scott Winick Director of System Verification Business
Verification Leader TransEDA Names EDA Industry Veteran Scott Winick Director of System Verification Business
TransEDA® PLC, the leader in ready-to-use verification solutions, today announced that Mr. Scott Winick has been named director of marketing for system verification. Winick brings more than 25 years of electronics industry experience to this new position.
Winick will be responsible for TransEDA's system verification business, directing the development and promotion of the company's test automation and verification IP product lines. He will work closely with customers and TransEDA engineers to integrate customer's design requirements into the planning process and to streamline verification IP deployment.
"We created this position to give customers a single dedicated manager who can satisfy their system verification product development needs," said Tom Borgstrom, TransEDA vice president of marketing. "Scott's deep technical expertise and understanding of the design process will ensure that our customers continue to receive the best products and highest level of support."
Winick was previously director of system verification sales for TransEDA. Over the course of his career, Winick has held various positions with Mentor Graphics, Exemplar Logic, Vantage Analysis Systems, Intergraph Corporation, Daisy Systems, Schlumberger (then known as Factron), Megapulse, and Raytheon. He holds a B.S.E.E. from Tufts University.
About TransEDA
TransEDA PLC (symbol TRA on the Alternative Investment Market in London) develops and markets ready-to-use verification solutions for electronic field-programmable gate array (FPGA), application-specific integrated circuit (ASIC), and system-on-chip (SoC) designs. The company's verification IP library includes models for advanced microprocessors and bus interfaces. TransEDA's design verification software performs application-specific test automation and configurable HDL checking; functional, finite state machine (FSM) and code coverage analysis; and test suite analysis. TransEDA's tier-1 list of customers includes 18 of the world's top 20 semiconductor vendors. For more information, visit www.transeda.com or contact TransEDA at 985 University Avenue, Los Gatos, Calif. 95032 U.S.A., telephone (408) 335-1300, fax (408) 335-1319, email info@transeda.com.
Note: TransEDA is a registered trademark of TransEDA PLC. All other trademarks are properties of their respective holders.
MEDIA AND FINANCIAL CONTACTS:
In North America, Asia, and Japan:
TransEDA
Tom Borgstrom
(408) 335-1303
tom.borgstrom@transeda.com
Armstrong Kendall, Inc.
Jen Bernier
(408) 975-9863
jen@akipr.com
In the U.K. and Europe:
PentaCom
Sharon Graves
+44 1242 525205
sharon.graves@btinternet.com
Financial Inquiries:
Beattie Financial
Ann-Marie Wilkinson
+44 020 7398 3300
annmarie.wilkinson@beattiefinancial.com
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related News
- Breker Verification Systems Unveils System Coherency Synthesis TrekApp Building on Its Successful Cache Coherency Test Solution
- NucleiSys Adopts Breker's System Coherency TrekApp
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
- Cadence Accelerates Hyperscale SoC Design with Industry's First Verification IP and System VIP for CXL 3.0
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing