Veriest Solutions and CEVA develop functional safety verification methodology for automotive devices
The methodology will be the topic of a Veriest workshop at the DVCon US 2021 conference
Petach Tikva, Israel – 17, February 2020 -- Veriest Solutions, the international Electronics Design Services house, today announced that its engineering team have collaborated with CEVA, the leading licensor of wireless connectivity and smart sensing technologies, to develop a functional safety verification methodology. The purpose of the innovative approach is to implement and verify the proper operation of safety mechanisms required in automotive and other mission-critical applications.
This method was successfully employed initially in a series of advanced DSP and AI IP cores provided by CEVA. It was subsequently also used in CEVA’s SensPro2™, a high-performance sensor hub DSP architecture for processing and fusing data from multiple sensors including camera, Radar, LiDar, Time-of-Flight, microphones and inertial measurement units.
The methodology extends the classical black-box functional verification tree with white-box error generation in a UVM environment. This ensures compliance with ISO 26262 requirements, with stricter rigor and more formalized procedures.
Ran Snir, CEVA’s Vice President of R&D said: “With the increased adoption of our cores in automotive applications, it is fundamental that we thoroughly verify the proper operation of our designs, in multiple scenarios. We have been collaborating with Veriest for many years across different projects, and we’re pleased to have jointly achieved this additional milestone”.
Moshe Zalcberg, CEO of Veriest, added: “Functional safety has become a crucial consideration for our design and verification engineering teams, with more sensing and AI functionality being deployed in vehicles. It was a privilege for Veriest to work with CEVA’s world-class technology experts to define and implement a novel approach for functional safety verification”.
This methodology will be demonstrated by Dr. Mihajlo Katona, a Sr. Verification Team Leader at Veriest, at a dedicated workshop at the DVCon US 2021 conference, taking place virtually on March,1-4.
For more details and registration: https://2021.dvcon.org/
To learn more about this collaboration with CEVA and about Safety Verification - https://bit.ly/37la7c4
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- SEALSQ and IC’ALPS Join Forces to Advance Post-Quantum Secure ASICs for Automotive Functional Safety
- Dream Chip Technologies tapes out a 10-TOPS SoC in 22nm with a novel AI Accelerator and an Automotive Functional Safety Processor
- Arteris Ncore Cache Coherent Interconnect IP Certified for ISO 26262 Automotive Functional Safety Standard
- Arteris Celebrates 3rd Year of Automotive ISO 26262 TCL1 Functional Safety Compliance for Magillem SoC Integration Automation
Latest News
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- Intel Financial Risks, Layoffs, Foundry Ambitions
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- China Takes the Lead in RF Front-End Patent Activity: RadRock and Others Surge Behind Murata
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®