Toshiba adds ARM processor core to speed Java execution in mobile devices
Toshiba adds ARM processor core to speed Java execution in mobile devices
By Semiconductor Business News
January 30, 2002 (7:47 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020130S0008
TOKYO -- Toshiba Corp. today announced it has expanded the licensing of RISC design cores from U.K.-based ARM Ltd. with the addition of the ARM926EJ-S processor, which has been optimized for wireless applications such as mobile phones and personal digital assistants (PDAs). The licensed RISC core contains ARM's Jazelle technology, which accelerates Java execution by up to eight times compared to mobile systems using software-only execution of programs, according to ARM. The processor core is also capable of running other platform operation systems, such as Linux, Palm OS, Windows CE, and Symbian OS in mobile applications, said the Cambridge, England-based company. Terms of the RISC licensing agreement were not released. Toshiba has been an ARM licensee since 1999. "Mobile products are evolving to embrace such functions as image transmission that requires de facto standard Java technology-based middleware," noted Shigeru Komatsu, genera l manager of the Telecom and Network Division at Toshiba Semiconductor Co. in Japan. "This license will allow us to easily offer a Java technology-based SoC solution to our customers."
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Toshiba Introduces Super Speed USB 3.0-Compliant USB Flash Memory
- TOSHIBA Develops High Speed NANO FLASH-100 Flash Memory for ARM Core Based Microcontrollers
- Goodix License and Deploy CEVA Bluetooth Low Energy IP in SoCs Targeting Wearables, Mobile Devices, the Internet of Things
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack