Tality Announces Postponement of Initial Public Offering
Tality Announces Postponement of Initial Public Offering
SAN JOSE, Calif.----Oct. 9, 2000--Tality Corporation -- a subsidiary of Cadence Design Systems, Inc. -- announced that it has postponed its initial public offering originally planned for the week of October 9, 2000. The company cited market conditions as the reason for delaying the offering.
``With the volatility of the equity markets over the last thirty days, we felt it prudent to delay the offering,'' said Bob Wiederhold, president and chief executive officer of Tality. ``Our current plan is to wait until the market stabilizes and then reevaluate timing.''
About Tality
Tality Corporation, formerly the Electronic Design Services group of Cadence Design Systems, Inc., was recently launched as a separate company. With more than 1000 engineers located in 14 design sites worldwide, the organization is the world's largest independent provider of engineering services and intellectual property for the design of complex electronic systems and integrated circuits. Tality is headquartered at 555 River Oaks Parkway, Building No. 3, San Jose, California 95134.
About Cadence
Cadence is the largest supplier of electronic design automation products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,100 employees and 1999 annual revenue of $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products, and its services may be obtained from the World Wide Web at http://www.cadence.com.
Note to Editors: Tality is a trademark of Tality Corporation. Cadence is a registered trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
Contact:
Tality Corporation
Jim Douglas, 408/944-7955
jimd@tality.com
or
Cadence Design Systems, Inc.
Kevin Kimball, 408/944-7515
kkimball@cadence.com
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related News
- Ambarella Files Registration Statement for Proposed Initial Public Offering
- eASIC Files Registration Statement for Proposed Initial Public Offering
- Arteris IP Announces Filing of Registration Statement for Proposal Initial Public Offering
- GlobalFoundries Files Registration Statement for Proposed Initial Public Offering
Latest News
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- Zero ASIC announces release of Platypus heterogeneous eFPGA
- Arteris Selected by 2V Systems for IO Chiplet for Data Center
- Ceva Introduces Wi-Fi 7 1x1 Client IP to Power Smarter, More Responsive AI-Enabled IoT Devices and Emerging Physical AI Systems