T2M announces its first Image Signal Processing (ISP) Technology for advanced mobile camera applications
Munich, Germany --September 28, 2018 - T2M, the world’s largest independent global semiconductor IP provider, announced the launch of its first low-power digital image processor IP designed to perform advanced image correction and enhancement, resulting in superior image quality in today’s multi-megapixel cameras. Its’ built-in high-level features include face tracking, video stabilization and a smooth digital zoom, bringing an outstanding user experience to camera systems.
Key features of the ISP IP:
- Face detection and tracking algorithm
- Adaptive 4-channel lens shading and barrel distortion correction
- Statistics processor for advanced automatic exposure and white balance
- Nine-zone auto-focus with flexible actuator driver
- Programmable gamma correction
- Lighting frequency detection and automatic flicker reduction
- Supports 2 MIPI compliant sensors of up to 8 Mpixel resolution (1 sensor streaming at a time)
Nigel Dixon, CEO of T2M, remarked “We are excited to be enabling mobile, automotive and surveillance companies to build leadership products with our clients’ state-of-the-art ISP technology. This cutting-edge IP from a tier-1 semiconductor supplier, addresses the emerging video-streaming over wireless networks market. Our extensive expertise in semiconductor technology, coupled with, our global relationships in the market, enable us to take this IP to various global markets.
About T2M
T2M is the world’s largest independent global semiconductor technology provider, supplying complex IP, software, KGD and disruptive technologies enabling accelerated production of IoT, wireless, consumer and automotive electronics devices. Located in all key tech clusters around the world, our senior management team provides local access to leadership companies and technology. For more information, please visit www.t-2-m.com
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- Accelerate Smart Embedded Vision Designs with Microchip's Expanding Low-Power FPGA Video and Image Processing Solutions
- Andes Technology Unveils the AndesCore™ D23, a Feature-Rich, Low-Power and Highly-Secured Entry-Level RISC-V Processor
- GbE (10/100/1000Base-T) PHY IP Core, a robust, low-power, fully featured IP Core along with MAC Controller IP Core is available for immediate licensing
- CAST Enhances RISC-V Processor Line for Low-Power and Functional Safety Applications
Latest News
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP
- Ubitium Tapes Out Universal Processor to End Embedded Computing Complexity Crisis