Stacked SRAM cells support programmable startup
Peter Clarke, EE Times
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related News
- IMEC presents functional 22nm SRAM cells fabricated using EUV technology
- Startup Slashes SRAM Power With Standard Logic Process
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Startup Runs AI in Novel SRAM
Latest News
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future
- PQSecure Achieves NIST CAVP Validation