Stacked SRAM cells support programmable startup
Peter Clarke, EE Times
(12/23/2005 11:15 AM EST)
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- IMEC presents functional 22nm SRAM cells fabricated using EUV technology
- Startup Slashes SRAM Power With Standard Logic Process
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Startup Runs AI in Novel SRAM
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard