sci-worx to Use Tensilica Xtensa LX Processors As Building Blocks for Next Generation Video Cores
SANTA CLARA, CA – April 20, 2005
– Tensilica, Inc., the only company to automate the design of optimized application-specific configurable processors, today announced that sci-worx will be designing several system-on-chip (SOC) intellectual property (IP) blocks, including H.264, WMV-9 and MPEG-2 for High-Definition TV, with multiple Tensilica Xtensa LX configurable processors.
Current generation IP solutions from sci-worx were designed with Register Transfer Level (RTL) logic methodologies. By adding a configurable processor-based design approach to its portfolio, sci-worx will speed design time and enjoy more flexibility to offer easier upgradability through software.
In addition to designing with Tensilica’s Xtensa configurable processors, sci-worx will become Tensilica’s first value added reseller (VAR), distributing Tensilica processors as part of larger sci-worx IP subsystems. sci-worx customers will be able to sign one license agreement with sci-worx that includes the necessary provisions for licensing the Xtensa processors inside sci-worx designed IP blocks.
“The market requirement for multi-standard video codecs for SD and HD resolutions requires more flexible solutions to address the high volume consumer market,” stated Young-Hun Kluge, vice president of sales and marketing, sci-worx. “We’ll be able to get new IP out substantially faster and provide greater flexibility to our customers by using Xtensa processors instead of traditional RTL design methods.”
“sci-worx is an excellent example of a company that understands the benefits of using processors instead of hard coding algorithms into logic gates,” stated Steve Roddy, Tensilica’s vice president of marketing. “We look forward to working as a partner with sci-worx as they complete their new IP designs.”
About sci-worx
sci-worx is Europe's leading independent IP and Design Service provider. With more than 220 employees, sci-worx is one of the world's leading technology licensing and design companies specializing in communications, multimedia and networking applications. sci-worx combines state-of-the-art design methodology with highly optimized core technology to provide its customers with premier design solutions. sci-worx’s IP cores (DesignObjects) reduce time-to-market and risk for new IC products and applications by offering off-the-shelf solutions that can easily be integrated into larger designs. sci-worx complements its DesignObjects with a comprehensive suite of design services including analog and digital ASIC design, system integration and software development. For more information, visit www.sci-worx.com.
About Tensilica
Tensilica was founded in July 1997 to address the growing need for optimized, application-specific processor solutions in high-volume embedded applications. With a configurable and extensible processor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized processor core along with a complete software development tool environment, producing new configurations in a matter of hours. For more information, visit www.tensilica.com.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D
- Cadence Announces General Availability of Tensilica Xtensa LX7 Processor Architecture, Increasing Floating-Point Scalability with 2 to 64 FLOPS/Cycle
- Intel unveils 'building blocks' for 10-GHz processors
- Tensilica's New Xtensa LX Processor Earns Top BDTIsimMark2000 Score
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers