Samsung Foundry Achieves 2X Productivity on Large-Scale Analog and Mixed-Signal IP with the Spectre FX Simulator
Samsung Foundry achieves fast and accurate verification of its 3nm, 4nm and 5nm designs using the Cadence Spectre FX FastSPICE Simulator
SAN JOSE, Calif.— July 26, 2022 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Samsung Foundry has deployed the Cadence® Spectre® FX Simulator for FastSPICE-based verification of their large-scale analog and mixed-signal IP on 3nm, 4nm and 5nm processes. Using the Spectre FX simulator, Samsung Foundry has achieved up to 2X productivity gains and improved accuracy while accelerating time to market.
The design and verification of Samsung Foundry’s analog and mixed-signal IP can be challenging due to the stringent design specifications and increased complexity needed to meet end-customer demands. For example, Samsung Foundry needed to find a way to address evolving architectures, higher clock speeds, increasing design sizes due to advanced-node processes and the exponential increase in layout parasitics. Samsung Foundry successfully used Cadence’s Spectre FX FastSPICE simulator to address these needs, verifying PLL, SRAM and PCI Express® (PCIe®) designs on the latest Samsung process nodes with fast performance and optimal accuracy. They also leveraged the simulator to check critical measurements, such as PLL output average and peak-to-peak frequencies, SRAM timing checks and PCIe transceiver output data signal, to ensure that the designs meet their functionality, timing and power specifications.
Samsung Foundry also leveraged the Spectre FX Simulator's highly scalable multicore architecture to parallelize their transient simulations. This allowed its design and verification teams to improve simulation turnaround time by utilizing the available hardware resources without trading off accuracy. Additionally, the simulator offered excellent accuracy and performance out of the box, providing a simple preset use model with minimal simulation-tuning requirements to accelerate specific verification tasks and improve designer productivity.
"Our large-scale analog IP, including high-speed PLLs, transceivers and SRAM designs, need very high simulation accuracy to meet demanding end-user specifications,” said Sangyun Kim, corporate vice president of Foundry Design Technology Team at Samsung Electronics. “We also need these simulations to run fast enough to finish within our short verification cycles without sacrificing the verification quality. As a result of our collaboration with Cadence, the Spectre FX FastSPICE Simulator delivers optimal performance and up to 2X productivity improvement on our 3nm, 4nm and 5nm IP while providing optimal accuracy. Therefore, we’ve deployed the solution in our production flows.”
The Spectre FX Simulator is part of the industry-leading Spectre Simulation Platform, which offers the only complete simulation solution with multiple solvers that enable a designer to move easily and seamlessly between circuit-, block- and system-level simulation and verification tasks. The Spectre Simulation Platform supports Cadence's Intelligent System Design™ strategy, enabling SoC design excellence. For more information on the Spectre FX Simulator, please visit http://www.cadence.com/go/SpectreFXSamsung.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Cadence Introduces the Spectre FX FastSPICE Simulator Delivering up to 3X Performance Gains with Superior Accuracy
- JVCKENWOOD Deploys Cadence Spectre FX Simulator and Comprehensive Design Flows to Improve Productivity
- Cadence Spectre FX FastSPICE Simulator Is Adopted by SK Hynix to Accelerate DRAM Design
- Cadence and Samsung Foundry Enter Multi-Year Agreement to Expand Design IP Portfolio
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications