Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
By Steve Leibson, EETimes (June 3, 203)
RISC-V represents an existential threat to Arm, and a new industry consortium plans to increase that threat of extinction by accelerating the development of open-source software for the RISC-V architecture. Members of the consortium this week announced the formation of the RISC-V Software Ecosystem (RISE) Project to do so.
The RISC-V Instruction Set Architecture (ISA) is a microprocessor phenomenon that started as an academic project at the University of California, Berkeley (UC Berkeley) in 2010. Since then, the open-source RISC-V ISA has developed “the big ’mo”—momentum.
Back in the 1990s, Arm processors had the big ’mo, burrowing into the heart of nearly every mobile phone. In the 2000s, they wiped out most of the proprietary microcontroller (MCU) architectures scattered over the embedded landscape.
Today, Arm is increasingly in danger of losing leadership in those arenas, and everywhere else that Arm plays. While Arm retains a long list of licensees today, earned by decades of hard work, the RISE Project could help RISC-V surge in the processor-core ranks even more quickly by bringing some order and adult supervision to the ongoing development of RISC-V open-source software.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- Yocto Project Welcomes RISC-V International as New Platinum Member, Expands Global Ecosystem and Leads with Cyber Resilience Act Preparedness
- EDA Consortium Reports Industry Revenue Down in Third Quarter 2009
- EDA Consortium Reports Decrease for 2009 but Sequential Fourth Quarter Gains
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer