RISC-V Thrives Through Research, International Collaboration
By Pablo Valerio, EETimes (July 9, 2024)
Munich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a senior scientist at ETH Zürich and a prominent figure within the community. His work underscores the synergy between open-source platforms and industry stakeholders, fostering innovation and overcoming technical challenges.
During the conference, Gürkaynak described how his team could go from design to tape-out of a RISC-V processor in 60 days.
Harnessing open source for commercial success
The open-source nature of RISC-V presents unique advantages for commercial entities. “Tool providers like Synopsys, Rambus, and Micron have been leveraging our open-source repositories for training, benchmarking, and showcasing their technologies,” Gürkaynak said. This eliminates legal hurdles associated with proprietary systems.
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Tenstorrent and MosChip Partner on High Performant RISC-V Design
- Canaan's RISC-V based edge AIoT SoC adopted VeriSilicon's ISP and GPU IPs
- StarFive's RISC-V based JH-7110 intelligent vision processing platform adopted VeriSilicon's Display Processor IP
Latest News
- TSMC Reports First Quarter EPS of NT$13.94
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- Using UDE® to test virtual automotive RISC-V prototypes from Infineon
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- ASML targeted in latest round of US tariffs