Qualcomm, MediaTek Fill Vacuum HiSilicon Left in Smartphones
By Alan Patterson, EETimes (June 15, 2021)
Qualcomm and MediaTek have plugged the gap that Huawei left when the US government effectively forced Huawei subsidiary HiSilicon out of the smartphone chip business last year as part of the trade war between China and the US.
Chinese government-backed Huawei and its chip-design unit HiSilicon were at the top of the heap in the world’s smartphone business and were poised to dominate the 5G business just as the administration of former US President Donald Trump banned chip foundry Taiwan Semiconductor Manufacturing Co. (TSMC) from supplying semiconductors to HiSilicon.
At this time last year, HiSilicon accounted for about 15 percent of TSMC’s sales, making the chip designer the second-largest TSMC customer after Apple. Now, TSMC no longer supplies chips to HiSilicon, and that left a huge gap open to Qualcomm and MediaTek.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Qualcomm Leads 32/64-bit Core Silicon Vendor Share Ranking in 2014, Ahead of Apple & MediaTek, says Semicast
- InvenSense Provides High-Accuracy Turn-By-Turn Navigation User Experience To HiSilicon Mobile Platforms And Huawei Smartphones
- MediaTek Introduces Helio P25 Premium Performance Chip For Dual-Camera Smartphones
- Global Top Ten IC Design Companies Ranked by Revenue; Only Qualcomm and MediaTek Suffered Decreases
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects