QDR Consortium Announces New SRAM Specifications: QDRII+ and DDRII+
Newest QDR SRAM Families Target High-Performance Networking and Communications Applications
San Jose, CA, March 9, 2006 – Cypress Semiconductor Corp. (NYSE: CY), Integrated Device Technology, Inc. (NASDAQ: IDTI), NEC Electronics Corporation (TSE:6723), Renesas Technology Corp., and Samsung Electronics Co, Ltd. (KSE: 05930) today announced the release of the complete specification for Quad Data Rate™ II+ (QDRII+) and Double Data Rate II+ (DDRII+) SRAM (static random access memory) architectures. Operating at speeds up to 500 MHz, QDRII+ and DDRII+ products will offer improved speeds up to 50 percent faster than existing QDRII and DDRII products. The new high-performance communications memory standard has been developed for network switches, routers and other communications applications.
QDRII+ and DDRII+ products will deliver a higher bandwidth than QDRII and DDRII respectively - up to 72 Gbps, while using the same footprints and a 165-pin, FBGA (Fine-pitch Ball Gate Array) package.
"The QDRII+ architecture leverages existing infrastructures to create higher performing products that meet changing customer bandwidth requirements," said Brian Metelak, SRAM marketing manager for Cypress. "It is an evolutionary architecture that allows direct transitions to higher frequencies."
The QDR and DDR families of SRAM will provide designers with a complete memory solution for almost any network application. QDRII+ devices will have two ports operating independently at twice the selected clock rate, allowing a transfer of four data words in a single clock cycle. The DDRII+ devices will allow double data rate transfers over a common I/O data bus.
QDR Consortium members expect to have QDRII+ and DDRII+ samples available in the second quarter of 2006. Specifications for QDRII+ and DDRII+ SRAMs will be publicly available on the QDR SRAM web site (www.qdrsram.com) shortly.
About the QDR Co-Development Team
In 1999, the QDR co-development team was created to define a new family of SRAM architectures for high-performance communications applications. The QDR co-development team currently consists of Cypress, IDT, NEC Electronics, Renesas, and Samsung. These companies cooperate in the development of the QDR family of networking SRAMs. They design and manufacture this family of products in their own fabrication facilities and develop products according to their own schedules, competing in the marketplace. Additional information on the QDR SRAM technologies, including roadmaps, is available on our website at www.qdrsram.com.
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related News
- TriCN introduces QDR SRAM solution
- Xilinx Simplifies QDR II SRAM Memory Interfacing With New Virtex-II PRO Memory Tool Kit
- Toshiba, NEC Electronics and Fujitsu Announce Agreement on ''COSMORAM Rev. 4'' Common Pseudo SRAM Specifications for Mobile Devices
- HyperTransport Consortium Extends Signal Transmission Distance by 6x and Provides Flexible Options With New Connector Specifications
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP