Poseidon Announces 'Standards Based' Support for Triton Tuner Simulation Platform
--The Electronic System Level (ESL) is the starting point in a design flow that leads to today's complex processor based systems. Abstract models of the hardware and software system components are one of the most important products of ESL. Those models must be useable by many people in the team including system's engineers, hardware and software developers and verification engineers and used for purposes ranging from analysis, and verification to synthesis. That means an ESL flow must be based on standards. At this year's Design Automation Conference, Poseidon's Triton Tuner will be demonstrating the advances that have been made in the adoption and integration of standards.
For software and un-partitioned code, the Triton Tuner environment accepts descriptions written in ANSI C, the most popular programming language in the industry and for hardware architecture and implementation, SystemC models are used. These models communicate using the SystemC Transaction Level Modeling (TLM) standard. The architecture is initially defined using SPIRIT IP-XACT meta data which allows architectures to be created and configured quickly. Triton's integration with Mentor Graphics' Platform Express will be demonstrated in the SPIRIT session on Monday evening, July 24th. In addition, Poseidon will be showing in our booth, 3355, our integration with Novas Debussy, the only simulation debug tool capable of supporting the designer from ESL, through RTL and onto actual silicon. Poseidon is committed to creating the most flexible and usable simulation environment in the industry and believes that it is critical to embrace a standards based approach. This enables the Triton Tuner environment to interface to a wide range of tools in the industry and become a core part of a complete flow.
Poseidon's Triton tool suite is comprised of two tools, Tuner and Builder, which provides the designer with the ability to fully develop an efficient processor-based architecture. Poseidon's Tuner tool offers hardware and software architects an easy to use SystemC simulation environment to quickly analyze and optimize complex software, architectures and systems. With the Builder Tool, time critical algorithms can also be partitioned and migrated from software into dedicated hardware solutions with an efficient hardware accelerator. Through hardware acceleration significant increases in performance can be obtained along with reductions in power, die size and development time. With Poseidon Triton tools designers can tradeoff Performance, power and cost. These tools support ARM, PowerPC, MicroBlaze and Nios II architectures on ASIC and FPGA platforms. The solutions are optimized for video, VoIP, audio, imaging, wireless, networking, and security devices.
About Poseidon Design Systems
Poseidon is an Electronic Design Automation and Service company with offices in Atlanta, GA, San Jose, CA, and Bangalore, India. Founded in July 2002, Poseidon provides products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- X-FAB Adopts Cadence EMX Solver's Electromagnetic Simulation Technology to Support Innovative RF Designs Targeted at Communication and Automotive Markets
- MachineWare announces new ARM processor simulation and SystemC profiling products, adds Windows support
- Thalia releases AMALIA 24.1 with support for 12nm FinFET, porting simulation comparisons and streamlined technology analysis reporting
- JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack