Poseidon Announces 'Standards Based' Support for Triton Tuner Simulation Platform
For software and un-partitioned code, the Triton Tuner environment accepts descriptions written in ANSI C, the most popular programming language in the industry and for hardware architecture and implementation, SystemC models are used. These models communicate using the SystemC Transaction Level Modeling (TLM) standard. The architecture is initially defined using SPIRIT IP-XACT meta data which allows architectures to be created and configured quickly. Triton's integration with Mentor Graphics' Platform Express will be demonstrated in the SPIRIT session on Monday evening, July 24th. In addition, Poseidon will be showing in our booth, 3355, our integration with Novas Debussy, the only simulation debug tool capable of supporting the designer from ESL, through RTL and onto actual silicon. Poseidon is committed to creating the most flexible and usable simulation environment in the industry and believes that it is critical to embrace a standards based approach. This enables the Triton Tuner environment to interface to a wide range of tools in the industry and become a core part of a complete flow.
Poseidon's Triton tool suite is comprised of two tools, Tuner and Builder, which provides the designer with the ability to fully develop an efficient processor-based architecture. Poseidon's Tuner tool offers hardware and software architects an easy to use SystemC simulation environment to quickly analyze and optimize complex software, architectures and systems. With the Builder Tool, time critical algorithms can also be partitioned and migrated from software into dedicated hardware solutions with an efficient hardware accelerator. Through hardware acceleration significant increases in performance can be obtained along with reductions in power, die size and development time. With Poseidon Triton tools designers can tradeoff Performance, power and cost. These tools support ARM, PowerPC, MicroBlaze and Nios II architectures on ASIC and FPGA platforms. The solutions are optimized for video, VoIP, audio, imaging, wireless, networking, and security devices.
About Poseidon Design Systems
Poseidon is an Electronic Design Automation and Service company with offices in Atlanta, GA, San Jose, CA, and Bangalore, India. Founded in July 2002, Poseidon provides products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- X-FAB Adopts Cadence EMX Solver's Electromagnetic Simulation Technology to Support Innovative RF Designs Targeted at Communication and Automotive Markets
- MachineWare announces new ARM processor simulation and SystemC profiling products, adds Windows support
- Thalia releases AMALIA 24.1 with support for 12nm FinFET, porting simulation comparisons and streamlined technology analysis reporting
- JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost