PLDA Group Spins Off its QuickPlay FPGA Accelerator Activities into the Newly Formed Accelize
Growing adoption of the QuickPlay and QuickStore platforms are driving the creation of a dedicated structure to further support and accelerate the deployment of FPGA accelerators in data centers
SAN JOSE, Calif.--December 15, 2016 --PLDA Group today announced the next step in its quest to make the hardware acceleration capabilities of FPGAs available to more developers: the spin-off of its QuickPlay® and QuickStore™ activities into a newly formed Accelize™ organization.
Accelize is dedicated to developing, marketing, and supporting technologies that make FPGA accelerator boards and appliances easier to acquire, build, and use. Accelize benefits from significant initial staffing—operating in offices in the USA and Europe—and today launched a new website for it at www.accelize.com.
QuickPlay has proven itself as an effective, high-level, graphical and C/C++ tool by which software engineers can implement data flow applications in FPGA boards efficiently with no hardware design expertise. It is used in conjunction with QuickStore, a collaborative online store offering both IP blocks for integration via QuickPlay, and ready-to-use FPGA accelerators already implemented for specific hardware platforms.
“After generating positive market feedback and early customer successes, we’re ready to push this advanced technology even further,” said Arnaud Schleich, chief executive officer of PLDA Group. “FPGA accelerators are gaining momentum as key solutions for improving computing performance while reducing data center energy loads, yet they remain challenging to develop or even source. Accelize solves both problems.”
Accelize accelerators exploit the massive parallel processing capability of FPGAs, and have been proven to significantly reduce the burden on CPUs for compute-intensive workloads in data centers and for cloud-based computing. Applications to date include data compression, encryption and cryptography, deep learning, and image and video processing.
Several IP blocks and accelerators are available in the Accelize QuickStore. This offering is expanding rapidly thanks to the contribution of the third-party companies part of the growing QuickAlliance partnership program.
More information about Accelize can be found on www.accelize.com or by contacting the Accelize team at info@accelize.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- OVH and Accelize Partner to Deliver FPGA Acceleration-as-a-Service through OVH RunAbove Lab
- Another Industry first: Extreme Networking- 1K TCP & UDP Session on intel/Xilinx FPGAs, high availability application performance - 2U Accelerator box with Linux iWARP/RoCE
- PLDA Announces XpressV7LP Low Profile PCIe FPGA Design Kit, Based on Xilinx Virtex-7 FPGA
- PLDA Introduces QuickUDP - 10G UDP Hardware Stack IP for FPGA
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications