Palmchip introduces industry's first Multi-channel double data rate shared memory processor megacore
Palmchip introduces industry's first Multi-channel double datarate shared memory processor megacore
SAN JOSE, Calif., July 17, 2001 - Palmchip Corporation, aleader in SOC (system-on-chip) solutions, today introduced theindustry's first multi-channel double data rate (DDR) sharedmemory processor megacore, the CG-7420. In addition to the DDRSDRAM memory controller, the CG-7420 integrates up to eight32/64-bit DMA channels with integrated buffers, a flexiblearbitration unit and a 64-bit data bus with the option of 72-bitwith ECC (error correction code). It contains open bank managementlogic and configurable channel interfaces supporting the AMBA AHBinterface. The CG-7420 is compatible with the JEDEC standard andcan interface with the highest speed DDR SDRAM memories availablein the market today.
"With today's shared memory architecture requirements for singleor multi-processor-based embedded systems, the CG-7420 caneffectively handle multiple requests and transactions fromembedded processors, DSP or peripheral controllers for ultrahigh-speed memory access," said Naished Vashi, Palmchip Presidentand COO. "Palmchip is currently working with key customers from anumber of market segments," he added.
Jerry Worchel, President of inSearch Research commented,"Palmchip's multi-channel memory processor megacore has a highlysalutary effect on SOC system performance by relieving theprocessor(s) of memory access management and thereby freeing it upfor other tasks. The CG-7420 would be ideally suited for highperformance applications in the optical networking, networkstorage, network security, graphics and multimedia markets.
Each DMA buffer of the CG-7420 queues up to four pendingtransfers of 64 Bytes for posted read and write commands allowingconcurrent transactions and requests to be managed moreefficiently. The flexible arbitration unit offers three priorityoptions - fixed, round-robin and Rixed (combination of fixed andround-robin), thus offering flexibility while increasing systemperformance and reducing latency.
For applications requiring multi-bank configurations, the CG-7420supports up to eight external banks of up to 512 MBytes each,allowing an addressing range of 4 GBytes. The optional 72-bit ECCengine is available with single-bit correction and dual-bit errordetection, providing additional data integrity. Its Open BankManagement capability allows the user to track up to 32 openpages, thus significantly increasing system performance andreducing page management overhead.
Pricing and Availability
The CG-7420 multi-channel DDR memory processor megacore isimmediately available. A product brief can be found atwww.palmchip.com/pdf/cg-7420.pdf. The CG-7420 is available insynthesizable Verilog RTL and comes with a fully-integrated testbench and regression suite. Palmchip will also providecustomization to meet customers' specific requirements. Pleasecontact Palmchip for pricing information.
About Palmchip
Palmchip Corporation develops and licenses SOC developmentplatforms and modular level IP for embedded processor ICsolutions. Target applications include communications, storage,multimedia and main computing. The company offers base technologyplatforms for today's popular embedded processors as well ashighly integrated application-specific platforms. PalmchipDirectConnect partners offer a range of third party IP, softwareand design tools. For more information please call (408) 952-2000or visit the company web site at www.palmchip.com
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- MIPI UniPro v2.0 Doubles Peak Data Rate and Delivers Greater Throughput and Reduced Latency for Flash Memory Storage Applications
- MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications
- MOSAID Introduces Industry's First Double Data Rate (DDR) SDRAM Physical Interface (PHY) Compiler
- 2014 Semiconductor Growth could be Double 2013 Rate
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers