OCP-IP Hosts 2nd Annual OCP-IP Pavilion at DATE; Conference Within a Conference Discusses Trends and Insight Surrounding IP Reuse
PORTLAND, Ore.--Feb. 1, 2006--The Open Core Protocol International Partnership (OCP-IP) will again feature a conference-within-conference program at the Design Automation and Test Europe (DATE) held 6-10 March 2006 in Munich, Germany. The Pavilion will host exhibits from several OCP-IP member companies including CAST, Jeda Technologies, Nascentric, Sonics, TransEDA and Yogitech. The Pavilion is an open discussion forum in the midst of Europe's largest electronic system design exhibition. The pavilion program will combine expert panel sessions and papers, offering visitors a view into key technical trends and insight into the SoC market of the future.
Papers and panels will encompass the diverse issues surrounding re-usable IP, such as: IP development, purchasing, interconnect, verification and testing, IP quality, network on chip (NOC) and more.
Presentations will be given by many OCP-IP member companies including: CAST, CoWare, First Silicon Solutions, Jeda Technologies, Mentor Graphics, Nascentric, Nokia, OnDemand, Sonics, Summit Design, TransEDA, Yogitech, and many more. Panels will include: "It's physics, not logic: Raising abstraction back to the transistor," "Reviving Productivity with ESL and FPGA Platforms," "Competition vs. Partnership: Turning partnerships into improved business results" and others.
For more information on the OCP-IP DATE Pavilion see www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK), Texas Instruments (NYSE:TXN), Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- TrueConnect 2018 - 2nd Annual Technical Conference of Truechip
- Truechip Successfully hosted TrueConnect 2018 - The 2nd Annual Technical Conference
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions