OCP-IP Highlights Toshiba's Use Of OCP In Leading-Edge Super Companion Chip
BEAVERTON, OR — March 12, 2007 — OCP-IP today announced that the OCP interface is at the heart of the Toshiba Super Companion Chip (SCC). The SCC is not a single-application processor, but spans a range of devices with multiple uses and flexibility, which represents yet another large usage point for the OCP interface.
The SCC is designed to make optimal use of the Cell Broadband Engine (CBE) and expand its applications to the audiovisual (AV) and network markets. The SCC realizes the high performance communication with the CBE, the high band-width DDR2 memory interface and the hierarchical internal bus having a quality of service (QoS) structure.
Using OCP in SCC chips allows Toshiba designers to build the SCC independent of specific bus protocols, and of any particular design implementation. This ensures redeployment of fully reusable OCP-compliant cores across multiple designs. OCP eliminates the need to repeatedly modify the core itself, and preserves the verification and test benches by defining all the core's natural interface capabilities to be presented in an unchanging, universally understood manner.
Toshiba is a Governing Steering Committee member of OCP-IP. Demonstrating its support for open standards and specifications, Toshiba developed the SCC in compliance of the OCP specification.
"Toshiba believes that nothing is more important to achieving reasonable development costs and shorter time to market with complex SoC’s, than the IP-core interface scheme. For this reason we have chosen OCP as the standard for Toshiba in the SCC," said Takashi Yoshimori, Technology Executive SoC Design Toshiba Corporation. "The SCC is another example of a high-volume production product based on the OCP specification."
“Standards are only proven through real-world implementations, and many of our founding members, companies with world-class SoC design expertise, have adopted OCP and applied it in SoC designs, said Ian Mackintosh president OCP-IP. “With numerous applications planned, the use of OCP in the SCC architecture is another prolific illustration of the support and adoption for the specification throughout the industry“.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with VSIA. For additional background and membership information, visit www.OCPIP.org.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- OCP-IP Highlights Texas Instruments Use of OCP in Leading-edge OMAP 2 Architecture
- OCP-IP Highlights Successful Implementation of Advanced OCP Features in Leading-Edge Designs
- OCP-IP Develops New Relaxed Commercial Use License for SystemC Transaction Level Modeling Kit
- Denali and OCP-IP Announce the availability of OCP Compliant Databahn Memory Controller Cores
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing