National Taiwan University and Altera Corporation Establish EDA/SOPC Joint Laboratory
San Jose, Calif., June 26, 2007—Altera Corporation (NASDAQ: ALTR) today announced the opening of the EDA/SOPC Joint Laboratory at National Taiwan University. As part of Altera’s worldwide University Program, the joint laboratory is equipped with FPGA development boards, Quartus® II design software, Nios® II embedded processors and Altera® MegaCore® intellectual property. The laboratory provides the best hands-on educational experience for professors, instructors, and students, enabling engineering students to build their expertise in FPGA design methodology and enhance their opportunity for success in the increasingly competitive global electronics marketplace.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- 5G-Advanced Modem IP for Edge and IoT Applications
- TSN Ethernet Endpoint Controller 10Gbps
- 13ns High-Speed Comparator with no Hysteresis
Related News
- SMIC and JCET Establish a Joint Venture in Jiangyin National High-Tech Industrial Development Zone
- Tensilica and CSIP of Ministry of Information Industry (MII) of PRC Establish First Joint IP Core Lab
- Lawrence Berkeley National Laboratory and Tensilica Collaborate on Design of Energy-Efficient Supercomputing for Climate Research
- SMIC, Brite, and Zhejiang University Found Joint IC Research Program
Latest News
- proteanTecs Receives Strategic Investment from TOPPAN Group Venture Arm TGVP
- Altera Advances FPGA-Based Physical AI for Robotics and Edge Applications
- TES offers new High-Speed Comparator IPs for X-FAB XT018 - 0.18µm BCD-on-SOI technology.
- QuickLogic Reports Fiscal Fourth Quarter and Full Year 2025 Financial Results
- MIPS, GlobalFoundries Bet on Physical AI