Micron Tells Story of Building DRAM Cube
Rick Merritt, EETimes
8/13/2013 08:03 PM EDT
SAN JOSE, Calif. — Micron's Hybrid Memory Cube -- a 4 GByte stack of DRAM die on a 160 GByte/second interface now sampling to a few close partners -- almost didn't happen. The first prototype failed to make connections between the DRAM stack and a controller inside the package, forcing an all-hands-on-deck effort to save the project.
Two top engineering managers leading the program told some of the story behind the Cube in an interview with EE Times. They also shared a few of their goals for the next-generation chip now in the works -- an 8 GByte stack transferring data at up to 320 GBytes/second with even greater power efficiency that the current samples.
The Cube got its start in early 2006 when the industry was buzzing with talk both about multicore processors and 3D chip stacks using through silicon vias (TSVs).
Related Semiconductor IP
- Embedded OTP (One-Time Programmable) IP, 2Kx32 bits for 1.0V/2.6V DRAM
- DDRx & LPDDRx DRAM Memory Controller - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- DDRx & LPDDRx DRAM Memory Controller - TSMC 16nm 16FFC,FF
- DDRx & LPDDRx DRAM Memory Controller - TSMC 12nm 12FFC,FFC+
- DDRx & LPDDRx DRAM Combo Memory Controller
Related News
- Micron Announces Its First Fully Functional DDR4 DRAM Module
- Altera and Micron Lead Industry with FPGA and Hybrid Memory Cube Interoperability
- Micron Technology Ships First Samples of Hybrid Memory Cube
- Micron Fab Incident Disrupts DRAM Supply
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers