Mentor Graphics Veloce Emulation Platform Used by Imagination for Verification of PowerVR Wizard Ray-Tracing GPU
WILSONVILLE, Ore., Dec. 17, 2015 -- Mentor Graphics Corp. (Nasdaq: MENT), today announced that Imagination Technologies, a global leader in semiconductor design IP including PowerVR™ GPUs and MIPS® CPUs, deployed the Veloce® emulation platform's virtualized testbench acceleration (TBX) technology in their internal verification flow for their PowerVR Wizard GR6500, a ray-tracing-enabled graphics processing unit (GPU). Imagination's PowerVR Wizard architecture raises the bar for ray-traced graphics in consumer and mobile products, delivering amazing realism and performance while meeting strict power budgets and cost constraints.
"To simplify the verification of complex Imagination IP, we've chosen an integrated verification strategy where emulation is an essential technology," said Martin Ashton, EVP, PowerVR, Imagination Technologies. "The Veloce TBX technology delivers a total solution with inherent flexibility, which was essential for us to achieve first-pass silicon success on the PowerVR Wizard GR6500 design."
The transaction-based Veloce TBX technology, which is part of the Veloce OS, delivers high verification throughput, flexible verification use models, and increased debug efficiency. In terms of performance improvements, with the Veloce TBX technology Imagination improved test repeatability during regression testing to a point that is far superior to the non-deterministic regression tests running in an In-circuit Emulation (ICE) mode. Imagination also saw increased performance based on optimized memory access and concurrent modelling techniques supported by the Veloce TBX technology.
Another key benefit for Imagination was Mentor's uniquely developed capability to support Imagination's 64-bit drivers with the Veloce emulation platform. There was no need to change to custom target hardware for 64-bit operation, which meant that schedules were not adversely affected while waiting for new hardware. This capability also made for more efficient platform integration, allowing for a mix of any CPU architecture and associated operating system and for streamlined software driver code development with the ability to execute real content.
"We are pleased by the progress Imagination and Mentor have made over the last years in the use of the Veloce emulation platform to make verification more effective and flexible," said Eric Selosse, vice president and general manager of the Mentor Emulation Division. "Imagination has worked to refine a verification flow that not only benefits them internally but also benefits their ecosystem partners who chose to design with Imagination IP."
About the Veloce Emulation platform
The Veloce emulation platform is a core technology in the Mentor® Enterprise Verification Platform™ (EVP) – a platform that boosts productivity in ASIC and SoC functional verification by combining advanced verification technologies in a comprehensive platform.
The Veloce emulation platform's success is a result of several factors: high design capacity, speed of execution, and exceptional functionality. Now considered among the most versatile and powerful of verification tools, emulation is used by project teams for hardware debugging, hardware/software co-verification or integration, system-level prototyping, low-power verification and power estimation and performance characterization.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Related Semiconductor IP
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
- 5V FSGPIO, 5V GPIO, 5V GPI, 5V ODIOy in DB HiTek 130nm
- I/O Library in TSMC 130nm 5V Gen3 BCD
Related News
- Mentor Graphics Veloce Emulation Platform Supports Andes Processors
- Mentor Graphics Veloce Power Application Redefines Power Analysis Flow
- Patent Office Grants Mentor Graphics Petition to Rule Synopsys Emulation Patent Claims Unpatentable
- Mentor Graphics Veloce VirtuaLAB Adds Next-Generation Protocols for Leading-edge Networking Designs
Latest News
- Movellus and RTX’s SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- DARPA Selects Cerebras to Deliver Next Generation, Real-Time Compute Platform for Advanced Military and Commercial Applications
- Rapidity Space to Demonstrate Performance Capabilities of the GR765 Platform with SIMD Support
- Telestream Integrates intoPIX’s JPEG XS Technology into PRISM for Advanced IP Video Monitoring
- UMC Unveils New Fab Expansion in Singapore in Grand Opening Ceremony