Mentor Graphics Calibre to Improve Semiconductor Manufacturer's System-on-a-Chip Designs
WILSONVILLE, Ore., May 28, 2002 - Mentor Graphics Corporation (Nasdaq: MENT) today announced Texas Instruments (TI) is adding Mentor Graphics® Calibre® physical verification tool suite for TI's application-specific integrated circuit (ASIC), logic, mixed-signal and analog semiconductor processes. TI plans to use the tool suite to support key customers and technologies beginning late 2002.
"Combining Mentor Graphics Calibre rules to TI's design tool capabilities will give our customers the ability to perform comprehensive physical verification of ASIC and mixed-signal system-on-a-chip (SoC) designs," said Bill Giolma, worldwide customer-owned tooling manager, TI. "We are excited to use Calibre to help enable widespread use of TI's silicon technology with our leading customers."
The Calibre physical verification tools provide a high degree of accuracy for analog/mixed-signal designs, and allow designers developing digital and analog circuits to rapidly verify their components and the complete integrated circuit.
"Historically, some verification tools have been optimized for digital designs while others have worked better for analog flows. Our customers' application of Calibre to designs targeting analog, logic and mixed-signal processes recognizes the flow-invariant, physical verification
capability enabled by Calibre's design style independence and advanced device recognition capabilities," said Anthony Nicoli, Calibre marketing manager, Mentor Graphics.
Calibre - The Industry Standard in Physical Verification
Calibre's physical verification tool suite, Calibre DRC™ and Calibre LVS™, ensures that integrated circuit (IC) physical designs conform to foundry manufacturing rules and match the intended functionality of the chip. Calibre features design style-independent execution to provide optimal performance on designs ranging from random access memories to SoCs using a single, qualified rule file. Calibre also provides advanced debugging capabilities, including intuitive error reporting, a graphical results viewing environment and hierarchical error isolation. The combined force of design style independence and advanced debugging extend Calibre's world-class run time performance to further reduce verification time by simplifying tool set-up and error correction.
About Mentor Graphics Corporation
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
###
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- SMIC Adds Reliability Checks to IP Certification Program Based on Mentor Graphics Calibre PERC Platform
- Mentor Graphics Announces New Verification IP for PCIe 4.0
- Mentor Graphics Acquires Flexras Technologies
- Mentor Graphics Wins Summary Judgment, Court Dismisses Three Synopsys Patents
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology