MataiTech Launches NAUET (newt) 1.8, including an Automatic IP Import Wizard that Converts IP Blocks to the Spirit IP-XACT Standard
MataiTech LLC has released NAUET™ (newt) 1.8. It includes an enhanced SPIRIT IP-XACT™ editor and linter and a new IP import wizard that converts any IP block to the SPIRIT IP-XACT™ standard.
Rancho Santa Margarita, California – March 9, 2007 – MataiTech LLC has released the latest instantiation of its flagship EDA product, NAUET™ (newt) 1.8. It includes and enhanced SPIRIT IP-XACT™ editor and linter and an IP import wizard that converts any IP block to the SPIRIT IP-XACT™ format.
NAUET’s revised and improved SPIRIT IP-XACT™ editor, linter and semantics checker is now more intuitive and user friendly than previous versions. It validates and lints all aspects of the SPIRIT IP-XACT™ standard and checks for consistency across multiple files.
NAUET™ 1.8 launches the world’s first commercially available IP import wizard for the SPIRIT IP-XACT standard. It pulls in an IP block and describes interfaces and bus connections in the SPIRIT IP-XACT™ format. This feature allows MataiTech’s customers to import their existing designs and third party IP to the NAUET development environment, thereby allowing easy connection to other IP blocks by NAUET’s inherent Design Assembler.
“NAUET’s IP import wizard is a phenomenal feature,” claimed Aaron Baranoff, VP of engineering at MataiTech. “SPIRIT is a powerful standard with an appreciable learning curve. NAUET’s IP import wizard allows our customers to short cut that learning curve. With our tools it is possible to create and edit SPIRIT IP-XACT IP blocks without ever touching a line of XML code. Even relative novices can be successful with this tool.”
NAUET™ 1.8 is capable of converting existing SPIRIT IP-XACT 1.2 designs to the SPIRIT IP-XACT 1.4 standard. NAUET™ 1.8 is part of MataiTech’s commitment to track and lead standards to the benefit of its customers.
“MataiTech is quickly establishing itself as the leader in SPIRIT support and direction. We have done that by launching the world’s first SPIRIT linter in December and by launching the world’s first SPIRIT IP-XACT import wizard here in March,” explained Erik Jessen, CEO of MataiTech. “We believe the upcoming releases of NAUET Intermediate and NAUET Enhanced will clearly establish MataiTech as the ‘go to’ company for SPIRIT leadership, support and tools.”
NAUET™ (newt) is MataiTech’s 4th generation co-development tool. Compatible with major EDA tools, NAUET™ creates a parallel, symbiotic design flow environment for co-development of SoC hardware and software. It automatically links IP blocks, generates Verilog, VHDL, C, SystemC, RTOS framework, design documentation and test code. NAUET™ accelerates HDL coding and C/C++ coding to quickly allow engineers to begin application, driver and HDL development. Designs created with NAUET™ Component Editor are reusable as IP in later projects. NAUET™ is bundled with a light weight, royalty free RTOS and many OpenCores IP blocks so customers can quickly create an SoC right out of the box. NAUET™ 1.8 provides Windows Vista support. A scaled down “Lite” version and a Student/Teacher version are also available via direct web purchase.
Free 30 day trial licenses are available for interested customers and press.
About MataiTech
Located in Orange County California, MataiTech’s people and tools can bring designs to market faster than anybody in the industry. Our core engineering team has practical, real-world experience in multi-million gate ASIC development, driver development and custom RTOS development. MataiTech has applied this experience to its products, establishing MataiTech as a leader in hardware/software co-development tools and as a leader in SPIRIT standard development and support. See www.mataitech.com for additional information.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Is the world ready for Platypus, Zero ASIC’s open eFPGA IP? CEO Andreas Olofsson is betting that the answer is “Yes”
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Creonic's DVB-S2X/S2 IP Cores Now Support the New DVB-NIP Standard
- Ceva Unveils Ceva-Waves Links200 - A Breakthrough Multi-Protocol Wireless Connectivity Platform IP Featuring Next generation Bluetooth High Data Throughput (HDT) and IEEE 802.15.4
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack