Lip-Bu Tan on AI, China & Moore
EDA’s a systems game, says Cadence CEO
Rick Merritt, EETimes
4/12/2018 00:01 AM EDT
SANTA CLARA, Calif. — There’s still room for investing in accelerators for machine learning, one of several semiconductor segments China hopes to dominate, according to Lip-Bu Tan, a veteran investor. Wearing his hat as chief executive of Cadence Design Systems, he’s bullish on the silicon roadmap and says EDA companies need to move up to the systems level.
As much as 40 percent of Cadence’s users are now systems companies of some sort. They are a diverse lot from smartphone makers like Apple and ZTE to top-tier carmakers, mil/aero giants and the largest data centers that spend an estimated $85 billion a year on capital equipment.
“Quietly every one of [the big data centers] are designing some form of machine learning or other offload processor…We see more system companies driving optimizations and seeking differentiation in offering a better experience or more performance or lower latency or more storage capacity,” Tan said in an exclusive interview with EE Times.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Cadence Appoints Lip-Bu Tan President and Chief Executive Officer
- Walden International Chairman & Founder Lip-Bu Tan joins the Cosmic Circuits Board of Directors
- Ittiam Announces Induction of Lip-Bu Tan to the Company Board
- Lip-Bu Tan Joins Aquantia Board of Directors
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale