Lattice Deal: Harbinger of FPGA & ASSP Union
Junko Yoshida, EETimes
5/1/2015 07:42 PM EDT
MADISON, Wis. — Darin Billerbeck, president and CEO at Lattice Semiconductor, after its acquisition of Silicon Image in March, believes the marriage of FPGA company to an ASSP firm is a match made in heaven.
Billerbeck said in a recent phone interview with EE Times, “That’s why Intel wants Altera. It’s obvious.”
How obvious depends on where you sit in the electronics market.
As far as the potential Intel-Altera deal is concerned, the intrigue continues.
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions
- China condemns protectionism after Lattice deal blocked
Latest News
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- EnSilica: New Contract Wins and Programme Upgrades
- Ceva Launches Next-Generation UWB IP with Extended Range and Higher Throughput
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
- Synopsys Launches Electronics Digital Twin Platform to Accelerate Physical AI System Development