Lattice Deal: Harbinger of FPGA & ASSP Union
Junko Yoshida, EETimes
5/1/2015 07:42 PM EDT
Billerbeck said in a recent phone interview with EE Times, “That’s why Intel wants Altera. It’s obvious.”
How obvious depends on where you sit in the electronics market.
As far as the potential Intel-Altera deal is concerned, the intrigue continues.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions
- China condemns protectionism after Lattice deal blocked
- CAES Collaborates with Lattice Semiconductor to Provide Radiation-Tolerant FPGAs for Distributed Satellite Computing Applications
Latest News
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”