Lattice Deal: Harbinger of FPGA & ASSP Union
Junko Yoshida, EETimes
5/1/2015 07:42 PM EDT
MADISON, Wis. — Darin Billerbeck, president and CEO at Lattice Semiconductor, after its acquisition of Silicon Image in March, believes the marriage of FPGA company to an ASSP firm is a match made in heaven.
Billerbeck said in a recent phone interview with EE Times, “That’s why Intel wants Altera. It’s obvious.”
How obvious depends on where you sit in the electronics market.
As far as the potential Intel-Altera deal is concerned, the intrigue continues.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- The State of the FPGA Union is Uncertain
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions
- China condemns protectionism after Lattice deal blocked
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale