K-Micro Topaz Computing Subsystem for SoCs Features SafeNet SafeXcel IP Packet Engine Technology
BALTIMORE, Maryland and SAN JOSE, Calif. – September 26, 2005 –
K-Micro, a leader in advanced yet affordable ASICs, and SafeNet, Inc. (NASDAQ: SFNT), setting the standard for information security, today announced that K-Micro's innovative Topaz computing subsystem for SoCs features SafeNet®'s SafeXcel™ IP Packet Engine technology. The new Topaz subsystem will enable designers to bring applications requiring very high performance computing power – including PON ONU/OLT, set-top boxes, printers, routers, and storage devices – to market more easily and quickly.
"Security, increasingly, is an essential feature in a wide diversity of systems, such as PON, set-top boxes, storage, and printers", said Sunil Baliga, vice president of marketing and business development at K-Micro. "SafeNet's silicon-proven technology enabled us to easily add in security to Topaz for support of functions such as IPSEC, SSL, TLS, SRTP, DES, 3DES, AES, ARC4, MD5, and SHA-1. Moreover, their Open Core Protocol (OCP) interface made adding SafeXcel technology to Topaz straightforward and quick."
"The inclusion of our SafeXcel technology in Topaz is an important achievement in a long relationship we've had with K-Micro", said Henk Pruim, Vice President and General Manager for SafeNet's OEM/Networking Business Unit . "We believe Topaz provides many benefits to customers, including simplifying their engineering efforts and speeding up their products' time-to-market. We look forward to working with K-Micro to include security functions on future versions of Topaz."
ABOUT K-MICRO (KAWASAKI MICROELECTRONICS)
K-Micro is a leader in advanced yet affordable ASIC technology. The company's innovative technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including the Wi-Fi Alliance, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, MPEG Industry Forum (MPEGIF), Mobile Computing Promotion Consortium (MCPC), the Digital Display Working Group (DDWG), SD Card Association (SDA) and OCP International Partnership (OCP-IP). K-Micro has design centers in Boston, San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit www.k-micro.us.
ABOUT SAFENET
SafeNet is a global leader in information security. Founded more than 20 years ago, the company provides complete security utilizing its encryption technologies to protect communications, intellectual property and digital identities, and offers a full spectrum of products including hardware, software, and chips. ARM, Bank of America, NetGear, the Departments of Defense and Homeland Security, Adobe, Samsung, Texas Instruments, the U.S. Internal Revenue Service and scores of other customers entrust their security needs to SafeNet. For more information, visit www.safenet-inc.com.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Ralink Selects AuthenTec SafeXcel Packet Engine to Enhance Security of Newest RT Series Communications ICs
- SafeNet's SafeXcel IP Now Available in the Newly Introduced AMD Alchemy Au1550 Security Network Processor
- K-Micro (Kawasaki Microelectronics) Licenses SafeNet's SafeXcel IP Security Engines for its ASIC IP Portfolio
- SafeNet Releases Expanded Line of High Performance SafeXcel IP Security Engines
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale