K-Micro Introduces MIPS32(R) 24Kf(TM) Core-Based Computing Subsystem for SoCs
SAN JOSE, Calif. -- Sept. 26, 2005
-- K-Micro, a leader in advanced yet affordable ASICs, today announced the immediate availability of its MIPS32® 24Kf(TM) core-based computing subsystem, named Topaz, for integration into SoCs. Customers increasingly want to combine their proprietary designs with standard technology blocks from a SoC supplier's IP portfolio, such as processors, buses, and encryption engines. Addressing this need, K-Micro designed and fabricated a computing subsystem which includes the MIPS32 24Kf processor, the Sonics SiliconBackplane(TM) and Sonics3220(TM) SMART Interconnects(TM), the SafeNet® SafeXcel(TM) security engine, an off-chip Open Core Protocol (OCP) interface, and numerous other blocks including on-chip SRAM, a Flash-memory controller, a DMA interface, an Interrupt controller, and a Timer.
Thus, to create a SoC for computing applications, customers merely need to add their proprietary logic to the computing subsystem, greatly simplifying their engineering efforts and speeding up their products' time-to-market. K-Micro also announced the immediate availability of a development board containing its computing subsystem, allowing customers to validate their design before moving to a SoC. K-Micro's roadmap includes subsystems for other applications, including PON.
"We developed the Topaz computing subsystem using a modular approach, allowing us to easily customize it for individual customer needs," said Sunil Baliga, vice president of marketing and business development at K-Micro. "For example, we could quickly add in our fast-lock CDR for GPON and EPON applications, or we could remove unneeded blocks, such as the Flash memory controller. We have taped-out a high-volume MIPS-Based(TM) SoC using our computing sub-system from a lead customer and expect to tape-out another soon. Based on customer feedback, we believe our computing subsystem is well-suited for a wide-variety of applications and expect to derive significant revenue from it."
About K-Micro (Kawasaki Microelectronics)
K-Micro is a leader in advanced yet affordable ASIC technology. The company's innovative technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including the Wi-Fi Alliance, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, MPEG Industry Forum (MPEGIF), Mobile Computing Promotion Consortium (MCPC), the Digital Display Working Group (DDWG), SD Card Association (SDA) and OCP International Partnership (OCP-IP). K-Micro has design centers in Boston, San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit http://www.k-micro.us .
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G ZX (e.g., Telecom)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 100G ZX (e.g., Telecom)
- Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
- Long-Reach (LR) Multi-Standard-Serdes (MSS) IP
- xSPI Master IP | NOR IP
Related News
- Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs
- Synopsys and Socionext Expand Collaboration to Deploy HBM2E IP for 5-Nanometer Process in AI and High-Performance Computing SoCs
- Synopsys Demonstrates Silicon Proof of DesignWare 112G Ethernet PHY IP in 5nm Process for High-Performance Computing SoCs
- Synopsys and Arm Deliver Comprehensive Solutions to Increase Performance and Accelerate Time-to-Market for High-Performance Computing, Data Center and AI SoCs
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale