Japan consortium develops IP distribution system
Japan consortium develops IP distribution system
By Yoshiko Hara, EE Times
January 29, 2001 (10:29 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010126S0038
TOKYO The IPHighway Consortium has completed development and verification of an Internet-based intellectual property (IP) distribution system and intends to promote it for possible use by IP trading organizations such as the Virtual Socket Interface Alliance. The consortium will demonstrate the system at the Electronic Design and Solution Fair 2001, which begins Feb. 1 in Yokohama, Japan. The IPHighway consortium was formed in May 1999 by Fujitsu Ltd., Matsushita Electric Industrial Co. Ltd., Sony Corp., Toshiba Corp. and Mentor Graphics Japan Co. Ltd. to establish specifications and technologies needed to distribute reusable IP blocks over the Internet for system-on-chip designs. Rather than establishing a standardized IP format, the consortium sought to set standards for a data format, security format, catalog format, and data transmission and exchange protocols. Based on these specifications, the group developed the Intellectual Prop erty Exchange (Ipex) system, which enables the exchange of IP data between servers within a company's firewall. The consortium conducted Ipex verification tests using the Internet and 10-Mbit/second leased lines between member companies. The result will be proposed to a standardization body at the Virtual Socket Interface Alliance. The group said it will also offer the Ipex system to the Virtual Component Exchange and to the IP Trading Center in Japan The consortium's activity was launched with financial support from the Information Technology Promotion Agency, an affiliate of the former Ministry of International Trade and Industry (MITI), which was reorganized early this year and is now known as the Ministry of Economy, Trade and Industry (METI).
Related Semiconductor IP
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
Related News
- eASIC and INNOTECH Form Strategic Partnership for Distribution of Programmable ASIC Products in Japan
- Tarek Established Japan Distribution Channel with Applistar
- Consortium forms Rapidus to get Japan back into chip race at 2nm
- CryoCMOS Consortium develops 4K & 77K transistor models to enable CryoIP development
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost