Tarek Established Japan Distribution Channel with Applistar
- Tarek Verification Systems (Tarek) has signed a reseller agreement with the Applistar Corporation (Applistar) for distributing PCIE-VR, a highly automated PCI Express verification IP, to its customers in Japan.
PCIE-VR supports all the PCI Express standards, 1.0a, 1.1, and the coming Gen2. All PCIE designs, such as root complex, switches, end points, and bridges, are supported at both Register-Transfer Level (RTL) and Electronic System Level (ESL). To integrate a PCIE design, PCIE-VR uses standard interfaces, such as serial, PIPE, 8/10b, and parallel. A compliance test suite that implements the PCIE compliance checklist from PCI-SIG is also included.
Tarek's PCIE-VR not only fully models and monitors PCI Express functionality, timing, and protocols but also generates realistic sophisticated concurrent-test scenarios automatically in all the three layers. For the transaction layer verification, PCIE-VR features a multi-threaded traffic generator that greatly simplifies the verification of concurrent access to the designs. For the data link and physical layers, PCIE-VR features powerful randomized state transition loop mechanisms that exhaustively verify the flow control protocol, DLCMSM, and LTSSM.
About Tarek
Tarek Verification Systems was founded in 2004. It researches and develops test case automation solutions and highly automated verification IPs for repeatable on-time first-silicon success and significantly shorter time to market. Tarek\'s innovative technology enables verification engineers as well as designers to create quality and sophisticated tests automatically. For more information, please visit www.tarek.com.
About Applistar
Applistar Corporation was founded in 2001 by industry veterans in ASIC design and EDA field. Applistar provides ASIC design solutions in Japan. For more information, please visit www.applistar.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- eASIC and INNOTECH Form Strategic Partnership for Distribution of Programmable ASIC Products in Japan
- Tarek Established Distributor Channel with DSM Silicon Solutions
- Distribution vets use their Insight to form IP company
- Japan consortium develops IP distribution system
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications