IP And FinFETs At Advanced Nodes - Part 2
Ed Sperling, Semiconductor Engineering
July 21, 2014
Experts at the table, part 2: FinFETs become more complex at each new node; stacked die IP challenges; including the package in the simulation; local versus global design concerns.
Semiconductor Engineering sat down to discuss IP and finFETs at advanced nodes with Warren Savage, president and CEO of IPextreme; Aveek Sarkar, vice president of engineering and product support at Ansys-Apache; Randy Smith, vice president of marketing at Sonics, and Bernard Murphy, CTO of Atrenta;. What follows are excerpts of that conversation.
Related Semiconductor IP
- Securyzr™ neo Core Platform
- 112G Multi-SerDes
- SHA3 Cryptographic Hash Cores
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
Related News
- Cadence Partners with TSMC to Power Next-Generation Innovations Using AI Flows and IP for TSMC Advanced Nodes and 3DFabric
- Innosilicon to Showcase High-Speed Interface IP and Advanced SoC Solutions at the 2025 TSMC OIP Ecosystem Forum
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- M31 Technology: Strong Momentum in Advanced Nodes as 2nm IP Adoption Accelerates – Steady Growth in H1
Latest News
- ChipSync and Cortus Join Forces to Offer Tailored RISC-V Automotive Solutions in India
- 2H25 Foundry Utilization Exceeds Expectations, Some Players Are Prepared for Price Hikesorce
- VIA NEXT Joins Arm Total Design Ecosystem to Accelerate Next-Generation AI and HPC Innovations
- MIPS I8500 Processor Orchestrates Data Movement for the AI Era
- Astera Labs Joins Arm Total Design to Accelerate Custom AI Infrastructure Solutions