IP And FinFETs At Advanced Nodes - Part 2
Ed Sperling, Semiconductor Engineering
July 21, 2014
Experts at the table, part 2: FinFETs become more complex at each new node; stacked die IP challenges; including the package in the simulation; local versus global design concerns.
Semiconductor Engineering sat down to discuss IP and finFETs at advanced nodes with Warren Savage, president and CEO of IPextreme; Aveek Sarkar, vice president of engineering and product support at Ansys-Apache; Randy Smith, vice president of marketing at Sonics, and Bernard Murphy, CTO of Atrenta;. What follows are excerpts of that conversation.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related News
- Alphawave Semi Expands Partnership with Samsung Foundry to Further Drive Innovation at Advanced Semiconductor Nodes
- M31 Technology: Strong Momentum in Advanced Nodes as 2nm IP Adoption Accelerates – Steady Growth in H1
- SmartDV Introduces Advanced H.264 and H.265 Video Encoder and Decoder IP
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
Latest News
- Silicon Creations Named GlobalFoundries Analog Mixed Signal IP Partner of the Year
- Tenstorrent releases RiescueD, a powerful framework for writing direct tests in RISC-V assembly
- IntoPIX And Arkona Technologies Double JPEG XS Densityfor Next-Generation IP Broadcast Workflows
- Quintauris and TASKING Partner to Join Forces to Power RISC-V in Automotive
- 2Q25 Foundry Revenue Surges 14.6% to Record High, TSMC’s Market Share Hits 70%