IP To Meet 2.5D Requirements
Steffora Mutschler, Semiconductor Engineering
May 8th, 2014
Widespread use of 2.5D is still at least a year out from becoming a viable option but specific technical requirements are being identified along the way.
The semiconductor industry is still in the early stages of evolution in the realm of 2.5D, but when these devices do come out, the IP used on them will have to be brand new, according to Javier DeLaCruz, senior director of engineering at eSilicon.
“The IP causes the biggest risk that you’re going to have in this implementation,” he said. “Everything else in here for making those ASICs in a 2.5D structure is really not that different—same thickness of silicon; same processes; your bumps are smaller. But now you’re dealing with IPs that are different, made just for this.”
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related News
- SoC test requirements debated <!-- verification -->
- DSP manufacturers to take hard look at 3G requirements
- ARC introduces 16/32-bit instruction set architecture to reduce memory requirements by up to 30 per cent
- UMC to Target SOC Designers' Requirements with New 1T-SRAM Memory Strategy
Latest News
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- lowRISC and SCI Semiconductor Release Sunburst Chip Repository for Secure Microcontroller Development
- BrainChip Partners with RTX’s Raytheon for AFRL Radar Contract