Intilop Corporation to showcase their 3rd Generation Enhanced Ultralow latency 10G bit TCP Offload Engine and Total system solutions for the Financial Markets at the Team-A Low Latency Summit
Santa Clara, CA. – Nov. 15, 2011 -- Intilop, Inc. a pioneer and a recognized leader in providing complex ultra-low-latency networking building blocks and systems, today announced that they will be showcasing via live demo, its Ultra-low latency, 3rd Generation Enhanced 10G TCP Offload Engine (TOE) specifically designed to meet the financial industry’s ultra-low latency ecosystem requirements for their advanced electronic trading network connectivity chain.
Intilop corporation’s cutting edge series of 10G TOE products, which implement full hardware TCP protocol offload, are achieving a remarkable latency benchmark of close to 100 nanoseconds. The highly deterministic, reliable and ultra-low latency offered by the 10G TOE based solutions can be effectively applied to gain near wire-speed competitive edge inside the order execution management systems, order-flow matching engines, pre-trade modeling, post-trade surveillance, trade-time risk mitigation, complex event processing algorithms, regulatory compliance and ‘Big-Data’ traffic pattern recognition systems.
Market volume and volatility has tremendously increased over time, it has resulted in traffic spikes or micro bursts that have increased network latencies due to queuing congestion. To address these challenges, the Intilop’s proven ultra-low latency 10G TOE and EMAC are being utilized by the leading developers/vendors in their very high speed Trading Appliances. These appliances are reliably delivering total system ‘wire-to-wire’ measured latency of well under a microsecond. This remarkable feat has allowed the financial industry to coin a new phrase called: “the nanosecond trading revolution”. Another industry first for Intilop’s 10G TOE and EMAC in the High Frequency Trading (HFT) and High Performance Computing (HPC) areas, is enabling execution of millions of FIX protocol transactions per second.
The TOE’s Patent pending architecture is highly scalable, customizable and adaptable without compromising the low latency and performance. Intilop’s product-line solutions are available in flexible FPGA/ASIC/SoC technologies which can easily accommodate diverse set of appliance maker’s technical design specifications.
Please watch the live demonstrations of Intilop 10G TOE and networking system at the Team-A Low Latency summit on Nov. 17th, at Booth No. 110, Crowne Plaza Manhattan, New York, N.Y. Visit the company website at: www.intilop.com
Intilop Corporation is a developer and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IPs with comprehensive hardware and software solutions.
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
Related News
- Intilop corporation announces a record breaking lowest latency & highest bandwidth 10G bit TCP offload engine
- Intilop announces a record breaking Ultra low latency & highest bandwidth 10G bit TCP offload engine SOC for Altera FPGA family
- Intilop corporation announces a ‘Game Changing’ record breaking Ultra low latency & highest bandwidth 10G bit TCP offload engine SOC for Xilinx and Altera FPGA families
- Intilop to showcase their 3rd generation enhanced Ultra-low latency 10G bit TCP Offload Engine and system solutions for the Financial Markets at the FIX Protocol Conference
Latest News
- Virtusa Acquires Bengaluru based SmartSoC Solutions, Establishing Full-Stack Service Offering from Chip to Cloud and Driving Expansion into the Semiconductor Industry
- Consumer Electronics and AI Product Launches Lift 3Q25 Top-10 Foundry Revenue by 8.1%, Says TrendForce
- Joachim Kunkel Joins Quadric Board of Directors
- RaiderChip NPU leads edge LLM benchmarks against GPUs and CPUs in academic research paper
- SEMIFIVE Secures AI Semiconductor Design Projects in Japan, Accelerating Global Expansion with New Local Subsidiary