Intelliga Integrated Design, a UK design house develops LIN core for Xilinx
- Essex design house Intelliga Integrated Design has developed a Local Interconnect Network (LIN) core for Xilinx's Spartan, Virtex and CoolRunner FPGAs.
The firm said the core takes up just three per cent of a million gate Spartan3, a device that will cost $12 in volume next year, according to Xilinx. "
We've also been doing a lot of work to fit it into CoolRunner, taking up about half of the larger ones," said Steve Ede, marketing director at Intelliga.
LIN is increasingly used in automotive for non-critical systems, such as electric mirrors, seat adjustment, doors, sunroofs and air conditioning. "Xilinx is very keen to get its silicon into automotive," Ede said.
Intelliga's LIN core is a standalone design, comprising MAC and PHY functions with an interface to transceiver chips, such as Philips' TJA1020.
A development kit is available, as is a kit for a CAN-bus interface that works in Virtex and Spartan FPGAs.
Intelliga started out as a design house in the mid-90s. "We branched out into IP about three years ago," said Ede.
Based in Saffron Walden, the firm employs six people, and has plans to expand next year, perhaps with some external funding.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Siemens extends collaboration with TSMC to advance integrated circuit and systems design
- Logic Design Solutions launches an EXFAT IP Soft Core for NVMe Host
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack