Intelliga Integrated Design, a UK design house develops LIN core for Xilinx
- Essex design house Intelliga Integrated Design has developed a Local Interconnect Network (LIN) core for Xilinx's Spartan, Virtex and CoolRunner FPGAs.
The firm said the core takes up just three per cent of a million gate Spartan3, a device that will cost $12 in volume next year, according to Xilinx. "
We've also been doing a lot of work to fit it into CoolRunner, taking up about half of the larger ones," said Steve Ede, marketing director at Intelliga.
LIN is increasingly used in automotive for non-critical systems, such as electric mirrors, seat adjustment, doors, sunroofs and air conditioning. "Xilinx is very keen to get its silicon into automotive," Ede said.
Intelliga's LIN core is a standalone design, comprising MAC and PHY functions with an interface to transceiver chips, such as Philips' TJA1020.
A development kit is available, as is a kit for a CAN-bus interface that works in Virtex and Spartan FPGAs.
Intelliga started out as a design house in the mid-90s. "We branched out into IP about three years ago," said Ede.
Based in Saffron Walden, the firm employs six people, and has plans to expand next year, perhaps with some external funding.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Digital Core Design in cooperation with DCD-SEMI Unveils DCAN-XL: Revolutionary CAN XL IP Core Bridging the Gap Between CAN FD and Ethernet
- Siemens extends collaboration with TSMC to advance integrated circuit and systems design
- Logic Design Solutions launches an EXFAT IP Soft Core for NVMe Host
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
Latest News
- InPsytech Joins Samsung SAFE™ IP Partner Program for Excellence in ONFI and UCIe IP Solutions
- Digital Media Professionals (DMP) Unveils Next-Generation Edge AI SoC “Di1” Integrating Advanced AI Inference and Precision Real-Time 3D Ranging Engine
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V